

AD-A043 361

ILLINOIS UNIV AT URBANA-CHAMPAIGN COORD- SCIENCE LAB  
AN ALGORITHM FOR MINIMIZING PROGRAM LOGIC ARRAY REAL--ETC(U)  
APR 77 A.G. SOONG

F/G 9/2


UNCLASSIFIED

R-766

DAAB07-72-C-0259

NI

1 OF 2  
AD  
A043361



511111

1

OF

2

AD

A043361



NATIONAL BUREAU OF STANDARDS  
MICROCOPY RESOLUTION TEST CHART

U.S. DEPARTMENT OF COMMERCE  
National Technical Information Service

AD-A043 361

AN ALGORITHM FOR MINIMIZING PROGRAMMABLE  
LOGIC ARRAY REALIZATIONS

Alphonso Gar-Yau Soong

University of Illinois at Urbana-Champaign  
Urbana, Illinois

April 1977

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

## REPORT DOCUMENTATION PAGE

INSTRUCTIONS  
BEFORE COMPLETING FORM

1. REPORT NUMBER <b>16</b>	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER <b>17</b>
4. TITLE (and Subtitle) AN ALGORITHM FOR MINIMIZING PROGRAMMABLE LOGIC ARRAY REALIZATIONS.		5. TYPE OF REPORT & PERIOD COVERED Technical Report
6. AUTHOR(s) <b>10</b> Alphonso Gar-Yau Soong		7. PERFORMING ORG. REPORT NUMBER R-766, UIIU-ENG-77-2213
8. CONTRACT OR GRANT NUMBER(s) <b>15</b> DAAB-07-72-C-0259 MCS-72-03488 AD1		
9. PERFORMING ORGANIZATION NAME AND ADDRESS Coordinated Science Laboratory University of Illinois at Urbana-Champaign Urbana, Illinois 61801		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
11. CONTROLLING OFFICE NAME AND ADDRESS Joint Services Electronics Program		12. REPORT DATE <b>11</b> April 1977 13. NUMBER OF PAGES 92
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		15. SECURITY CLASS. (of this report) UNCLASSIFIED
16. DISTRIBUTION STATEMENT (of this Report)  Approved for public release; distribution unlimited		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number)  PLA Minimizations		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number)  Due to the increasing use of PLAs (Programmable Logic Arrays) in logic design, an efficient algorithm which performs multiple-output AND-OR logic minimization is desired.  Quine-McCluskey (AM) logic minimization has been known for sometime.[1] It can provide AND-OR structures with a minimum number of gates, and secondarily, gate inputs. Unfortunately, the QM method is generally practical only for small numbers of inputs (under 10) and outputs (under 6). The enormous size		

AD A043361

AD No.

DDC FILE COPY

DD FORM 1 JAN 73 1473 EDITION

UNCLASSIFIED  
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)



## 20. ABSTRACT (continued)

of the multiple output prime implicant covering table used in this method for large problems makes it too expensive to be implemented.

Other known algorithms either have similar complexity or provide only "good", but not necessarily optimum solutions. Therefore, a new AND-OR minimization algorithm for logic problems with up to 16 inputs and 8 outputs (standard limitations of PIAs available at present) is needed. The algorithm should be particularly effective for problems which require no more than 40 to 50 product terms in an optimum realization.

In this report, such an algorithm is formulated which strives to achieve an AND-OR realization with the smallest number of AND gates, without regard to the number of input connections per AND gate or the number of input connections per OR gate. This goal derives directly from the fact that only the number of product terms (AND gates) per PLA is limited by the PLA structure. The basic structure of this algorithm was originally suggested to the author by E. S. Davidson.

# NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED  
FROM THE BEST COPY FURNISHED US BY  
THE SPONSORING AGENCY. ALTHOUGH IT  
IS RECOGNIZED THAT CERTAIN PORTIONS  
ARE ILLEGIBLE, IT IS BEING RELEASED  
IN THE INTEREST OF MAKING AVAILABLE  
AS MUCH INFORMATION AS POSSIBLE.

UILU-ENG 77-2213

AN ALGORITHM FOR MINIMIZING  
PROGRAMMABLE LOGIC ARRAY REALIZATIONS

by

Alphonso Gar-Yau Soong

This work was supported in part by the Joint Services Electronics Program (U. S. Army, U. S. Navy and U. S. Air Force) under Contract DAAB-07-72-C-0259 and in part by the National Science Foundation under Grant MCS 73-03488 A01.

Reproduction in whole or in part is permitted for any purpose of the United States Government.

Approved for public release. Distribution unlimited.

AN ALGORITHM FOR MINIMIZING  
PROGRAMMABLE LOGIC ARRAY REALIZATIONS

BY

ALPHONSO GAR-YAU SOONG

B.S., University of Illinois, 1975

THESIS

Submitted in partial fulfillment of the requirements  
for the degree of Master of Science in Electrical Engineering  
in the Graduate College of the  
University of Illinois at Urbana-Champaign, 1977

Thesis Adviser: Professor E. S. Davidson

Urbana, Illinois

ACKNOWLEDGEMENT

I wish to express my gratitude to my advisors, Professor Edward S. Davidson and Professor Jacob A. Abraham, for suggesting this thesis topic and for their invaluable guidance and friendship. Their continued patience and support in supervising this work are much appreciated.

I would also like to thank my wife, Tina, for her encouragement and help to put this report into its final form.

## TABLE OF CONTENTS

	Page
1.. INTRODUCTION.....	1
2.. DESCRIPTION OF THE ALGORITHM.....	3
2.1 Preliminary Definitions.....	4
2.2 Basic process of the algorithm.....	9
2.2.1 Phase 1 of the algorithm.....	9
2.2.2 Phase 2 of the algorithm.....	17
3.. HEURISTICS AND SPECIAL TECHNIQUES USED IN THE ALGORITHM.....	26
3.1 Selecting Criterion of a Minterm in a Product Term (SCMPT).....	26
3.2 Selection of the branching priority with respect to the arbitrarily chosen ()-variable.....	27
3.3 Special technique for the "covering" problem.....	28
4.. DESCRIPTION OF THE PROGRAM THAT FINDS AN OPTIMUM SUM OF PRODUCTS NETWORK.....	33
4.1 Scope of the program.....	33
4.2 Set-up of input data to the program.....	34
4.3 Interpretation of program output strings.....	36
4.4 Subroutines of the program.....	37
5.. TEST PROBLEMS AND ANALYSIS OF RESULTS.....	41
5.1 Results of test problems.....	41
5.2 Analysis of results.....	43
6.. CONCLUSIONS.....	46
6.1 Use of the algorithm.....	46
6.2 Possible improvements of the algorithm.....	47
APPENDICES.....	49
A.. Listing of the program "MINI".....	49
B.. Test problem specifications and solutions.....	63
C.. Detailed listing of output from "MINI" for Test Problem #1.....	86
REFERENCES.....	92

## LIST OF FIGURES AND TABLES

	Page
FIGURES :	
1. FLOW CHART OF PHASE 1 OF ALGORITHM.....	10
2. FLOW CHART OF PHASE 2 OF ALGORITHM.....	18
3. EXAMPLE "TEST TAUTOLOGY".....	32
TABLES :	
1. CROSS-REFERENCE TABLE OF SUBROUTINES.....	40
2. RESULTS OF TEST PROBLEMS.....	42



## 1. Introduction

Due to the increasing use of PLAs (Programmable Logic Arrays) in logic design, an efficient algorithm which performs multiple-output AND-OR logic minimization is desired.

Quine-McCluskey (QM) logic minimization has been known for some time.[1] It can provide AND-OR structures with a minimum number of gates, and secondarily, gate inputs. Unfortunately, the QM method is generally practical only for small numbers of inputs (under 10) and outputs (under 6). The enormous size of the multiple output prime implicant covering table used in this method for large problems makes it too expensive to be implemented.

Other known algorithms either have similar complexity or provide only "good", but not necessarily optimum solutions. Therefore, a new AND-OR minimization algorithm for logic problems with up to 16 inputs and 8 outputs (standard limitations of PLAs available at present) is needed. The algorithm should be particularly effective for problems which require no more than 40 to 50 product terms in an optimum realization.

In this report, such an algorithm is formulated which strives to achieve an AND-OR realization with the smallest number of AND gates, without regard to the number of input connections per AND gate or the number of input connections

per OR gate. This goal derives directly from the fact that only the number of product terms (AND gates) per PLA is limited by the PLA structure. The basic structure of this algorithm was originally suggested to the author by E. S. Davidson.

## 2. Description of the algorithm

The AND-OR minimization algorithm discussed here is a branch-and-bound algorithm which makes a series of locally optimum decisions using the concepts of switching theory to derive a first solution. After finding the first solution, it backtracks to consider alternative decisions, modifying gate inputs and successively improving the solution. If run to completion, the algorithm finds a minimum gate solution. At each point the maximum improvement obtainable from continuing to run the algorithm is known.

The algorithm starts by choosing, heuristically, one minterm (1-cell) from one function of the given set of output functions. The smallest cube is found which covers this minterm and all its neighbour minterms in the selected function. Note that this cube may cover some 0-cells of that function. All the minterms inside this cube are said to be covered or potentially covered. This cube is also potentially useful for other functions in the set which contains the selected minterm. Minterms of such functions which are inside the cube are also said to be potentially covered. The cube is then entered into an (initially empty) list called LISTA. Then another minterm which is not covered or potentially covered by cubes in LISTA is chosen and the process is repeated until each minterm of each output function is covered or potentially covered by some cube in LISTA. The resulting set of cubes in LISTA can be

transformed into feasible realizations of the output functions by shrinking the cubes, adding minterm variables to their corresponding product expressions, and adding further cubes when minterms become uncovered, until all 1-cells of the given set of output functions are covered and all the 0-cells in the set of cubes in LISTA are eliminated. Different choices of variables for shrinking cubes correspond to different possible realizations of the output functions. A branch-and-bound method is used so that all possible realizations can be examined implicitly. That is, instead of finding all feasible realizations, the algorithm only continues to develop a class of solutions if some solution in the class has a chance of improving the best solution yet found. The last solution found before the algorithm halts is an optimum realization.

A formal description of the algorithm is presented in the following sections.

## 2.1 Preliminary Definitions

### Definition (Term)

A term is a logical product of one or more variables some of which may be complemented and some of which may be enclosed in parentheses,  $()$ .

### Definition (Maximum and Minimum Cube of a Term)

The maximum cube of a term is the set of all cells covered by the term if all parenthesized variables were deleted from the term. The minimum cube of a term is the set of all cells covered by the term if all parenthesized variables are replaced by the same variables without parentheses.

### Definition (Partial Solution)

A partial solution is a set of terms each of which is assigned to a single function in the given set of functions to be realized. The minimum cube of each term must include only 1-cells of its assigned functions. For each term, if any (single) parenthesized variable was deleted from the term, the minimum cube of the resulting term would include only 1-cells of its assigned function.

For example, consider the function

$$f(w,x,y,z) = \sum (0,1,4,6,7,13,15)$$

The term  $w'(x')y'(z')$  could be assigned to  $f$  in a partial solution since its minimum cube,  $(0)$ , and the minimum cubes of  $w'(x')y'$ ,  $(0,1)$ , and  $w'y'(z')$ ,  $(0,4)$ , contain only 1-cells of  $f$ . Note that it is not required that the maximum cube of the term,  $(0,1,4,5)$  corresponding to  $w'y'$ , contain only 1-cells of  $f$  and in fact in this case,  $(5)$  is a 0-cell of  $f$ . For this term assigned to  $f$ ,  $w'$  and  $y'$  may not be parenthesized since  $(8)$  and  $(2)$  are not 1-cells of  $f$ .

Definition (Cover and Potentially Cover)

A term covers its minimum cube. A term potentially covers its maximum cube. For example:  $w'(x')y'(z')$  covers  $w'x'y'z'$  and potentially covers  $w'y'$ .

Definition (Useful and Potentially Useful)

A term is useful for a function if the cells covered by its maximum cube are all 1-cells of the function. A term is potentially useful for a function if the cells covered by its minimum cube are 1-cells of the function.

In the previous example, we might wish to know what terms are useful for function  $f$  and cover cell (0). Of course  $w'x'y'z'$  is such a term. From the restrictions on parenthesized variables in terms assigned to  $f$ , we know that  $w'x'y'$  and  $w'y'z'$  are such terms as well. These terms result from deleting a single parenthesized variable and deleting all other parentheses. Terms resulting from deleting two or more parenthesized variables are such terms if they may be assigned to  $f$  in a partial solution. In this example,  $w'y'$  is not such a term since (5) is not a 1-cell of  $f$ .

In the algorithm to follow, terms are created for the purpose of covering a 1-cell of a function, the minterm representing the selected 1-cell is constructed and all variables in the minterm which may be parenthesized, while preserving assignability to  $f$ , are written in parentheses.

As the algorithm proceeds, parenthesized variables and parentheses are deleted from terms. When a parenthesized variable is deleted from a term, thereby expanding its minimum cube, parentheses around other variables may have to be deleted from the term, thereby shrinking its maximum cube. In our example, if either parenthesized variable in  $w'(x')y'(z')$  is deleted, the remaining pair of parentheses must be deleted as well, to preserve the assignment of the term to  $f$ .

Useful terms remain useful no matter which parentheses or parenthesized variables are deleted. Potentially useful terms which are not useful become useful if certain parentheses are deleted. They may become not potentially useful and not useful if certain parenthesized variables are deleted. Note that there is no difference between useful and potentially useful if the term does not have any parenthesized variables. In that case, the maximum cube of the term is the same as the minimum cube of the term.

#### Definition (Uncovered Cell)

A 1-cell of a function is said to be uncovered in a partial solution if it is neither covered nor potentially covered by any term in the partial solution that is potentially useful for that function.



Definition (Transformation of a Term)

A term,  $T_1$ , is a transformation of a term,  $T_2$ , if  $T_1$  can be obtained from  $T_2$  by deleting some pairs of parentheses and some set of parenthesized variables from  $T_2$ .

Definition (Intermediate Solution)

An intermediate solution is a partial solution in which no 1-cell of any function is uncovered.

Definition (Feasible Solution)

An intermediate solution is a feasible solution if no term in the intermediate solution contains any parenthesized variables.

Definition (Potentially Redundant)

A term in an intermediate solution is said to be potentially redundant if the deletion of the term from the intermediate solution would not generate any uncovered cells for any output functions.

Definition (Table of Usefulness)

The table of usefulness is a table for partial solution which shows for each function the terms which are useful and those which are potentially useful.

## 2.2 Basic process of the algorithm

All output functions to be realized are input to the algorithm as sum of products expressions. The number of distinct product terms in these expressions is an upper bound, UPBOUND, on the number of product terms in the optimum solution. Any other feasible solutions with the same or higher number of product terms are no better than the original input and therefore are of no interest.

The algorithm for finding an optimum AND-OR realization of a multiple output function consists of two phases. In the description below, ()'s is used to denote "parentheses" and ()-variable is used to denote "parenthesized variable."

### 2.2.1 Phase 1 of the algorithm

Phase 1 begins with a partial solution containing no terms and produces an intermediate solution by adding terms to the partial solution. A flow chart of Phase 1 is shown in Figure 1.




FIGURE 1 : FLOW CHART OF PHASE 1 OF ALGORITHM

It begins by choosing a product term from the input expression for some function and selects an uncovered minterm (1-cell) in this product term using the Selection Criterion for a Minterm in a Product Term (SCMPT), which will be discussed later. For our purposes, SCMPT may be assumed to select an arbitrary uncovered cell. Then the directions in which this minterm can be expanded (to cover two minterms of the function) are determined. Variables of the minterm corresponding to these expandable directions become ()-variables in the term and the term is added to the set of terms of the partial solution. By repeating this process until no minterms of any function are uncovered, the original set of terms is augmented to an intermediate solution with the characteristics outlined above. Just before the exit of Phase 1 to Phase 2 the intermediate solution may be modified by expanding some terms. A term is expanded if and only if for each function for which the term is potentially useful or useful, its maximum cube contains only 1-cells of that function. Then its entry in the table of usefulness is not changed by deleting all ()-variables. In this case, all ()-variables are deleted so that the term may cover all the cells of its maximum cube. This step allows the cube to grow to its maximum extent without precluding consideration of any optimum solution and simply makes the algorithm more efficient.

It is important to note that the maximum cubes of the terms might contain some 0-cells.

For example, consider the function

$$f(w,x,y) = w'y + w'xy' = \sum (1,2,3)$$

Let the minterm chosen from the first input term be  $w'xy$ , i.e. cell (3), then the term obtained is  $w'(x)(y)$ , which covers (3) but potentially covers (0,1,2,3). Note that minterm (0) is not in  $f$ . The significance of the term  $w'(x)(y)$  is that every sum of products form for  $f$  must cover minterm (3) with a term which is a transformation of  $w'(x)(y)$ . However, not all transformations of  $w'(x)(y)$  need be allowed. Each time a ()-variable is deleted, the other ()-variables must be re-evaluated to see if their ()'s must be removed. In this case the allowable transformations of  $w'(x)(y)$  with no ()-variables are  $w'x$ ,  $w'y$  and  $w'xy$ . The remaining possible transformation,  $w'$ , is not allowed. Since there are no uncovered cells of  $f$  once the term  $w'(x)(y)$  is in the list,  $w'(x)(y)$  is an intermediate solution and no further minterms are selected.

Theorem 1 states an important property of the intermediate solution produced by Phase 1. In order to prove it, however, we need some definitions and preliminary results.

#### Definition (Implicant)

An implicant of a function  $f$  is a product term (with no  $()$ -variables) which covers only 1-cells of the function.

#### Definition (Proper Transform)

For a LISTA term,  $T$ , generated for minterm  $M$  of function  $f$  (i.e. generated just after minterm  $M$  of function  $f$  is selected), the proper transforms of  $T$  are those transforms of  $T$  which are implicants of  $f$ .

Note that the proper transforms of  $T$ , generated for  $M$  of  $f$ , all cover the minimum cube of  $T$ . After Phase 1, i.e. before Phase 2, the minimum cube of  $T$  is  $M$  (unless  $T$  is expanded by the last step of Phase 1). If expansion of  $T$  occurs, let  $T$  represent the term before expansion and LISTA represent the set of terms in the intermediate solution before expansion. The expansion step will be justified at the end of the discussion of Phase 2.

Lemma 1:

If  $T$  is a LISTA term generated for  $M$  of  $f$  during Phase 1, every implicant of  $f$  which covers  $M$  is a proper transform of  $T$ .

Proof:

Let  $I$  be an implicant of  $f$  which covers  $M$ . Any variable which appears complemented or uncomplemented in  $I$  must appear complemented or uncomplemented, respectively, in  $M$  and hence likewise in  $T$ , otherwise  $I$  would not cover  $M$ . For any variable which does not appear in  $I$  at all, the cell adjacent to  $M$  found by complementing that variable in the expression for  $M$  must be a 1-cell of  $f$ , since it is covered by  $I$ . Hence  $T$  must contain that variable as a  $()$ -variable.

Thus there is a transformation of  $T$  which equals  $I$ , namely that transformation of  $T$  which deletes all  $()$ -variables which do not appear in  $I$  and deletes all other  $()$ 's. This transformation is a proper transformation since it is an implicant of  $f$  and contains no  $()$ -variables. Q.E.D.



Lemma 2:

If  $T$  is a LISTA term generated for  $M$  of  $f$  during Phase 1, no implicant of  $f$  which covers  $M$  is a proper transformation of any LISTA term except  $T$ .

Proof:

Suppose  $T_1$  is a LISTA term generated for  $M_1$  of  $g$  and some implicant,  $I$ , of  $f$  which covers  $M$  is a transformation,  $tl$ , of  $T_1$ . We will show that  $tl$  is not a proper transformation of  $T_1$ .

Since all transformations of  $T_1$  cover  $M_1$  and  $tl$  equals  $I$ , then  $I$  must cover  $M_1$ . Thus  $M_1$  must be a 1-cell of  $f$ . Therefore  $T_1$ , whose minimum cube is  $M_1$ , is potentially useful for  $f$ . Furthermore, since  $tl$  covers  $M$ ,  $T_1$  potentially covers  $M$ . Now  $M$  of  $f$  could not have been selected in Phase 1 if  $M_1$  of  $g$  had been selected first, since  $T_1$  in LISTA would not leave  $M$  of  $f$  uncovered. Thus  $M_1$  of  $g$  must have been selected after  $M$  of  $f$ . However, since  $I$  must be a proper transform of  $T$ ,  $T$  potentially covers  $M_1$ . Now  $T$  must not be potentially useful for  $g$ , otherwise  $M_1$  of  $g$  could not be selected after  $T$  is in LISTA. Therefore  $M$ , the minimum cube of  $T$ , must be a  $\emptyset$ -cell of  $g$ . Since  $tl$  covers  $M$ ,  $tl$  is not a proper transformation of  $T_1$ . Q.E.D.

Theorem 1 :

Given LISTA produced by Phase 1 for a set of functions and an arbitrary sum of products expression for each function in the set, there is some proper transformation of each LISTA term which appears in the sum of products expressions and these terms are distinct.

Proof:

Each term in LISTA is generated for some minterm of some function. Let  $T$  in LISTA be generated for  $M$  of  $f$ . In any sum of products expression for  $f$ , there must be at least one term which covers  $M$ . Let  $I$  be an arbitrary one of these terms. By Lemma 1,  $I$  is a proper transformation of  $T$ . By Lemma 2,  $I$  is not a proper transformation of any other LISTA term. Similarly there is some proper transformation of each LISTA term which equals some expression term and each of these expression terms is logically distinct from the others. Q.E.D.

By Theorem 1, the terms of every set of sum of products expressions for a set of functions can be constructed as an appropriate transformation for each LISTA term produced by Phase 1 and possibly some added terms.

Corollary 1 :

The cardinality of LISTA after Phase 1 is less than or equal to the number of terms in any set of sum of products expressions for the set of functions input to Phase 1.

Proof:

Follows immediately from Theorem 1. Q.E.D.

Therefore, at the end of Phase 1 a lower bound, LBOUND = cardinality of LISTA, and an upper bound, UPBOUND = number of distinct terms in the input expressions, are established for the number of terms in an optimum solution.

2.2.2 Phase 2 of the algorithm

Phase 2 examines the intermediate solution obtained from Phase 1 and proceeds to find a succession of feasible solutions, each with fewer terms than the previous feasible solution. Phase 2 will halt and upon halting, the last feasible solution found has the minimum number of terms among all feasible solutions of the problem. The flow chart of Phase 2 is presented in Figure 2.

FIGURE 2 : FLOW CHART OF PHASE 2 OF ALGORITHM

A ()-variable is arbitrarily chosen from a term in the intermediate solution and a 2-way branch is performed. One of the branches corresponds to removing the ()-variable from the term. This is equivalent to retaining the maximum cube of the term but doubling the size of the minimum cube with respect to the ()-variable. The other branch corresponds to removing the ()'s from the variable. This is equivalent to reducing the maximum cube of the term by a half with respect to the ()-variable while the minimum cube remains the same.

Both branches have the effect of reducing the number of ()-variables in the term, a procedure which will eventually transform the chosen term into a legitimate product term of the given output functions. Since both branches (transformations) may uncover some 1-cells, subroutines of Phase 1 must be called to check :

(1) If the rest of the ()-variables in the term are still valid. If not, ()'s may have to be removed from some ()-variables of the term.

(2) If all 1-cells of the given set of output functions are still potentially covered by the terms in each of the two transformed lists of LISTA. If not, appropriate terms must be added to the two lists respectively to cover the uncovered 1-cells.

Step (1) arises when the minimum cube of a term is expanded, i.e. when a ()-variable is deleted. In order to insure that any ()-variable of this term may be deleted without making the transformation of the term cover any 0-cells of the function, ()'s must be removed from those ()-variables which do not correspond to an expandable direction of the new minimum cube (even though they did correspond to an expandable direction for the previous minimum cube).

Step (2) arises when a ()-variable is deleted since the minimum cube becomes larger and the term may become potentially useful for a smaller set of functions. Cells which the term potentially covers in functions for which the term is no longer potentially useful may become uncovered. Step (2) also arises when ()'s are deleted since the maximum cube becomes smaller and cells which are no longer potentially covered by this term in functions for which this term is potentially useful may become uncovered.

After this checking process, two new intermediate solutions are formed. Only one of these two intermediate solutions (the one with the ()-variable deleted) is selected to be used as the new input to Phase 2. The other one is stored in a stack called STACK for later backtracking. Then the whole process is repeated with Phase 2 focusing on the new intermediate solution.

Phase 2 thus contains a routine which is repeated iteratively until the intermediate solution under consideration has no more  $()$ -variables in it, that is, until a feasible solution is found. All redundant terms in this feasible solution are deleted. Then the feasible solution is stored as the current "optimal" solution and replaces the old "optimal" solution. (The realization used in the input to the algorithm is the initial "optimal" solution.) The number of distinct product terms in this feasible solution becomes the new upper bound, UPBOUND.

If at any time in this process the number of terms in the intermediate solution under consideration is greater than or equal to the current upper bound, UPBOUND, that intermediate solution is discarded and the algorithm backtracks. A new intermediate solution is obtained from STACK to be used as the input to the iterative routine of Phase 2.

The algorithm stops when either a feasible solution consisting of only LBOUND distinct product terms is found or when all the intermediate solutions in STACK have been processed by Phase 2. The last "optimal" solution recorded is an optimum realization for the given set of output functions.



We now prove the optimality of the final solution produced by Phase 2 before halting.

Definition (Reachable from LISTA)

A solution is called reachable from LISTA if it contains a set of  $|LISTA|$  distinct terms each of which is a proper transformation of a distinct LISTA term (and possibly some other added terms).

Note that by Theorem 1, all solutions are reachable from the LISTA produced by Phase 1 (before expansion of selected T terms).

Lemma 3 :

All solutions reachable from the LISTA input to the iterative routine of Phase 2 are reachable from at least one of the two LISTA's output from the iterative routine of Phase 2.

Proof :

Consider the term and the ()-variable selected by the iterative routine. All solutions reachable from the input LISTA contain a term which is a proper transformation of that term. Furthermore this solution term is distinct from those corresponding to other LISTA terms. Hence that proper transformation must be a proper transformation of the selected term with the selected ()-variable either missing

or appearing without ()'s. The proper transformation must thus be a proper transformation of the term which replaces the selected term in one of the two output LISTA's. This statement is valid whether or not other ()'s are deleted from the term since other ()'s are deleted only to remove improper transformations. They remove no proper transformations.

No other terms in LISTA are modified by the iterative routine. Hence their correspondence to solution terms is unchanged.

Further terms may be added to LISTA by the iterative routine. However, these are added in a manner similar to Phase 1 only to cover uncovered cells of functions. It can be shown by an argument similar to that of Lemmas 1 and 2 and Theorem 1 that the added terms are necessary and do not affect reachability of solutions. Q.E.D.

#### Corrolary 2 :

The number of terms in the LISTA output from the iterative routine of Phase 2 is a lower bound on the number of terms in any feasible solution reachable from that LISTA.

Proof :

Follows immediately from Theorem 1 and the proof of Lemma 3 by finite induction. Q.E.D.

Theorem 2 :

The last solution produced by Phase 2 before halting is an optimum (minimum number of terms) solution.

Proof :

All solution are reachable from the LISTA produced by Phase 1, by Theorem 1. By Lemma 3, no reachable solutions are eliminated by the branching in Phase 2. By Corrolary 2 and the structure of the backtracking in Phase 2, all feasible solutions are fully developed except those with UPBOUND or more terms. UPBOUND is monotonically decreased during the run of Phase 2, but a solution is produced with UPBOUND terms for each value of UPBOUND. Thus the only solutions not produced by the algorithm have the same number of terms or more terms than some feasible solution produced by the algorithm. Furthermore, the last solution produced by the algorithm before halting has the fewest terms of any feasible solution produced by the algorithm. Thus any other solution to the problem has the same number of gates or more gates than the last feasible solution produced by the algorithm. Q.E.D.

There are two steps, the term expansion step at the end of Phase 1 and the casting out redundancy step when a feasible solution is found in Phase 2, which might require further explanation. Since expanded terms contain only 1-cells of functions for which the terms are useful or potentially useful, the expansion does not eliminate any solutions with fewer terms than the minimum-term solution reachable from the modified LISTA. This property follows from the prime implicant theorem of switching theory. Casting out redundant terms in Phase 2 serves only to reduce UPBOUND when possible and does not preclude reaching any solutions with fewer gates than UPBOUND. These steps thus only make the algorithm more efficient without jeopardizing finding an optimum solution.

### 3. Heuristics and special techniques used in the algorithm

In this minimization algorithm, heuristics are introduced in :

- (i) the Selecting Criterion of a Minterm in a Product Term
- (ii) selecting the branching priority with respect to the arbitrarily chosen ()-variable.

Also a special technique is used to solve the problem of deciding if a specific product term is covered by a given set of product terms.

#### 3.1 Selecting Criterion of a Minterm in a Product Term (SCMPT)

When examining the input product terms in Phase 1, a minterm must be chosen from some input product terms to be the nucleus of a product term. Then the direction in which this minterm can be expanded is examined to determine the ()-variables in this minterm. Heuristically, the minterm which is covered by the least number of distinct prime implicants of the output functions should have the highest priority. This is because the maximum cubes formed by these minterms would be very 'tight', that is they will cover very few 0-cells. This will reduce the work required to be done in Phase 2 and will tend to make Phase 2 converge to the optimum solution faster. Yet this process requires knowing how many '0' neighbours a minterm has. A tedious and

time-consuming procedure has to be used to obtain this information and this process is impractical. A less efficient but very simple selecting criterion is chosen in this minimization algorithm.

In the program, terms in the problem description are scanned in order. For each term which contains one or more minterms uncovered by LISTA, one uncovered minterm is selected. Some minterm which is covered by only one input product term is chosen with highest priority because the maximum cube of this minterm would tend not to include too many 0-cells. If such a minterm cannot be found in the input product term, then a minterm is chosen arbitrarily from the input product term to serve as the nucleus of that product term. As a result the lower bound obtained at the end of Phase 1 is fairly tight.

### 3.2 Selection of the branching priority with respect to the arbitrarily chosen ()-variable

In Phase 2, a two-way branch may be performed on any ()-variable in LISTA until no ()-variables remain, i.e. a feasible solution is reached. Heuristically, the branch corresponding to deleting the ()-variable from the term is a better choice because this directly implies a reduction in the input load of the term and also an increase in the covering power of the minimum cube of the term. In the case when there is more than one optimum solution, this selection would tend to find the one with a smaller number of input

connections to the AND gates.

### 3.3 Special technique for the "covering" problem

The problem to be solved here is to determine if a product term  $P$  is covered by a set of  $N$  product terms namely,  $X_1, X_2, X_3, \dots, X_N$ . This problem can be transformed into a simpler problem.

Theorem 3 :

A product term  $P$  is covered by a set of  $N$  product terms  $X_i$  ( $i=1, \dots, N$ ) iff the union of the product terms  $Y_i$  ( $i=1, \dots, N$ ) is equal to '1', where  $Y_i$  is the product term resulting from removing all the literals of  $P$  from the product term  $P.X_i$ .

Proof:

By the inclusion property:  $P \subseteq X_1 + X_2 + X_3 + \dots + X_N$   
 iff  $P = P.(X_1 + X_2 + \dots + X_N)$

By the distributive law:

$$P.(X_1 + X_2 + \dots + X_N) = P.X_1 + P.X_2 + \dots + P.X_N$$

Since  $P.X_i \subseteq P$  for all  $i$ , therefore there exists a  $Y_i$  such that  $Y_i$  and  $P$  are literal-disjoint and  $P.X_i = P.Y_i$  for all  $i=1, \dots, N$ . Then



$$P.X1 + P.X2 + \dots + P.XN = P.Y1 + P.Y2 + \dots + P.YN$$

By the transitive law:

$$P \subseteq X1 + X2 + \dots + XN \text{ iff } P = P.(Y1 + Y2 + \dots + YN)$$

But since  $Yi$  ( $i=1, \dots, N$ ) and  $P$  are literal-disjoint,

$$P = P.(Y1 + Y2 + \dots + YN) \text{ iff}$$

$$Y1 + Y2 + \dots + YN = '1'.$$

Again by applying the transitive law,

$$P \subseteq X1 + X2 + \dots + XN \text{ iff } Y1 + Y2 + \dots + YN = '1'.$$

Q.E.D.

The reduced problem can be easily solved by the tree method described below.

Each node of the tree represents a product term. The node at the top level is the product term 1. Each node is branched out to form two new nodes. One branch corresponds to adding (ANDing) one more literal in the uncomplemented form to the product term; the other to adding the same literal in the complemented form. A complete tree is formed when no more literals are available for branching from any node. For example, the complete tree of literals (A,B) is as shown below:



A node  $N_1$  is defined as a successor of node  $N_2$  if  $N_1$  can be obtained from  $N_2$  by adding literals to  $N_2$ . In other words,  $N_1$  can be reached by branching out from  $N_2$ . A node of the tree is said to be covered if it is covered by some product term  $Y_i$ ,  $i=1, \dots, N$ . If all successors of a node are covered, then the node is also said to be covered.

Theorem 4 :

Let the product terms  $Y_i$ ,  $i=1, \dots, N$  be product terms among which appear  $M$  variables namely,  $A_j$ ,  $j=1, \dots, M$ .

$Y_1 + Y_2 + \dots + Y_N = '1'$  iff each node of the tree of variables  $(A_j, j=1, \dots, M)$  is covered.

Proof:

It is obvious that  $Y_1 + Y_2 + \dots + Y_N = '1'$  iff all possible product terms of variables  $(A_1, A_2, \dots, A_M)$  are covered by  $Y_1 + Y_2 + \dots + Y_N$ . Since the tree of variables  $(A_1, A_2, \dots, A_M)$  explicitly represents all possible product terms formed by variables  $(A_1, A_2, \dots, A_M)$  the theorem is proved. Q.E.D.

It is important to note that it may not be necessary to examine all nodes of the tree explicitly, since once a node is covered by a product term all its successors are also covered by the same product term.

The problem of testing if a node  $N$  (a product term) is covered by another product term  $Y_j$  can be easily solved because it is equivalent to testing if the set of literals appearing in the product term  $Y_j$  is a subset of the set of literals appearing in  $N$ .

Example "TEST TAUTOLOGY", as shown in Figure 3, illustrates this tree method of solving the "tautology" problem.



#### 4. Description of the program that finds an optimum sum of products network

##### 4.1 Scope of the program

The program 'MINI' has been coded for the DEC-10 computer in SAIL (Stanford Artificial Intelligence Language). It derives an optimum combinational AND-OR (sum of products) realization of a set of output functions. The algorithm is based on the branch-and-bound method discussed in the previous sections. Because of the nature of the branch-and-bound method, the first feasible solution found is not necessarily an optimum realization of the functions. After generating the first feasible solution, the program searches for better feasible solutions by backtracking. Each time the program finds a feasible solution whose total number of product terms is not greater than the previous "optimal" feasible solution, the program prints out the feasible solution and the number of product terms in the feasible solution. Eventually the program enumerates all feasible solutions (implicitly) and the last feasible solution found is an optimum solution for the output functions.

The user may specify the initial upper bound on the number of product terms to a value he thinks is reasonably low, in order to prune off some non-optimum networks, which would otherwise be generated by the program. This may reduce the computation time. If this number is not

specified the program will take the number of distinct product terms in the input as the initial upper bound.

The source code of the entire program occupies 53 blocks of storage on the DEC-10. The object code occupies 60 blocks of storage. The compilation time of the program is approximately 8 seconds. A listing of the program can be found in Appendix A.

#### 4.2 Set-up of input data to the program

The input data is stored in an input file called 'DATA0'.

'DATA0' contains three types of lines.

- (i) <problem-parameter>
- (ii) <function-specifications>
- (iii) <input-terminator>

<Problem-parameter>

The first line of DATA0 specifies NV, the number of variables in the functions.

The second line of DATA0 specifies NF, the number of output functions.

<Function-specification>

The set of functions is entered in some sum of products form. Each line corresponds to a product term in the input expressions. Each line is coded as a character string of '0', '1' and '-'. The character strings are each of length equal to the sum of NV and NF.

The first NF characters specify which output functions contain the product term associated with this line in their expressions. This part of the string constitutes an entry in a Table of Usefulness for the input terms. A '0' in the  $i$ -th position, where  $1 \leq i \leq NF$ , denotes that the product term is not in the expression for the  $i$ -th output function, and a '1' denotes that the product term is in the expressions. This part of each line contains a single '1' and  $NF-1$  '0's.

The last NV characters specify a product term. A '0' in the  $j$ -th position, where  $1+NF \leq j \leq NF+NV$ , implies that the  $(j - NF)$ -th variable in the complemented form appears in the product term and a '1' implies that the variable appears in the uncomplemented form in the product term. A '-' in the  $j$ -th position implies that the  $(j - NF)$ -th variable does not appear in the product term.

<Input-terminator>

The last line of DATA0 is the character string '999'. This tells the program that the end of function specification and input has been reached.

Example 'INPUT' illustrates a DATA0 input file.



Example 'INPUT':

Consider two output functions of three variables.

$$F1(W,X,Y) = WXY' + W'Y$$

$$F2(W,X,Y) = W'Y + X'Y' + WX$$

Then DATA0 is set up as follows:

LINE	INPUT	COMMENTS
1.	3	NV
2.	2	NF
3.	10110	WXY' of F1
4.	100-1	W'Y of F1
5.	010-1	W'Y of F2
6.	01-00	X'Y' of F2
7.	0111-	WX of F2
8.	999	Input
		Terminator

#### 4.3 Interpretation of program output strings

The output of the program is essentially the same as the input except that more characters are involved in the strings. The first NF characters display an entry in the Table of Usefulness for the solution found. typically only feasible solutions need be printed, but the output format applies as well to intermediate or partial solutions which are also printed in the present version. The last NV characters represent the corresponding product term in LISTA. For the first NF characters, a '7' in the i-th position means that the term, specified by the last NV characters of the string, is potentially useful for the i-th

output function. The meanings of '0' and '1' are that the term is not useful or is useful, respectively, for the function. The meanings of '0', '1' and '-' in the last NV characters of the string are the same as in the input. A '2' in the  $j$ -th position, where  $1+NF < j < NF+NV$ , means that the  $(j - NF)$ -th variable is in the complemented form and is also a ( )-variable. A '3' is the same as a '2' except that the variable is in the uncomplemented form.

Example 'OUTPUT' illustrates the interpretation of an output string.

Example 'OUTPUT':

Consider a problem of three output functions of five variables, namely V,W,X,Y,Z. Let the output functions be F1,F2 and F3. An output string 01712-30 is interpreted as: term V(W')(Y)Z' is useful for F2 and potentially useful for F3. Note that if the last NV characters in an output string do not contain characters '2' or '3', then any '7' in the first NF characters is equivalent to a '1'. To reduce term output loading, a minimum set of '7' terms should be selected to cover each function. Each term must be a '1' term for at least one function.

#### 4.4 Subroutines of the program

The program 'MINI' consists of a main procedure PROGRAM, which is the outer-most block, and twelve subroutines, CHOX, COMPARE, INLIST, INTERB, INTERF, PAREN,

REDUN, SORT, TAUTOLOGY, UNION, UPTAB, UPTAB2, and I/O subroutines which are provided with SAIL compiler. Major functions of the subroutines are listed below.

CHOX: Choose a cell in a product term to be the nucleus of the product term using the SCMPT.

COMPARE: Compare the product terms of two input character strings to see if they are equal.

INLIST: Check if all the cells of an input product term are covered by the existing terms in the current partial solution. If not, create one and check for proper ( )'s around variables.

INTERB: Find the intersection of a product term with all the product terms in the partial solution that are potentially useful to the same set of functions for which the product term is useful or potentially useful.

INTERF: Find the intersection of a product term with the sum of all the input product terms of a function for which the product term is useful.

PAREN: To determine which variables of a minimum cube can be ( )-variables.

REDUN: Find any product terms or terms in the intermediate solution which are redundant.

SORT: Sort the input product terms in the order of

increasing number of '-'s in the product term.

TAUTOLOGY: To check if the union of a set of product terms is equal to logical '1' .

UNION: Check if a product term is covered by a given list of product terms.

UPTAB: Update the Table of Usefulness when an input product term is useful for more than one output function.

UPTAB2: Update the Table of Usefulness for any product term. This includes updating the usefulness and potential usefulness of a term or product term for any output functions.

A cross-reference table of the subroutines is presented in Table 1.

TABLE 1 : CROSS-REFERENCE TABLE OF SUBROUTINES

Procedure	Procedures it calls	Procedures calling it
CHOX	INTERF, UNION	INLIST, MAIN PROGRAM
COMPARE	-	MAIN PROGRAM
INLIST	CHOX, PAREN, UPTAB2 INTERB, UNION	MAIN PROGRAM
INTERB	-	INLIST, REDUN, MAIN PROGRAM
INTERF	-	CHOX, PAREN, UPTAB2, MAIN PROGRAM
PAREN	INTERF, UNION	INLIST, MAIN PROGRAM
REDUN	INTERB, UNION	MAIN PROGRAM
SORT	-	MAIN PROGRAM
TAUTOLOGY	-	UNION
UNION	TAUTOLOGY	INLIST, CHOX, REDUN, PAREN, UPTAB2, MAIN PROGRAM
UPTAB	-	MAIN PROGRAM
UPTAB2	INTERF, UNION	INLIST, MAIN PROGRAM

## 5. Test Problems and analysis of results

The program "MINI" was used to find realizations of several test single and multiple output switching problems. Results are recorded in Table 2. For test problems, detailed function specifications and the corresponding solutions found are listed in Appendix B. A detailed listing of the program output for test problem 1, the 7-segment decoder, is included in Appendix C for reference as a sample output of the program "MINI".

### 5.1 Results of test problems

As indicated in Table 2, optimal realizations were found for some of the test problems and the program halted. However, the other test problems were stopped from executing further because either the solutions obtained were good enough (the number of gates in the best solutions obtained thus far was close to the corresponding lower bound), or heuristically, it seemed that the program would require a large execution time to improve the best solution found for a problem at the point it was stopped. However, it must be noted that if all these test problems that were stopped are allowed to run to completion, optimal solutions would be found.





## 5.2 Analysis of results

It is obvious that the efficiency of the algorithm is highly problem dependent. The total execution time required to solve a switching problem depends on the number of input variables in the problem, the number of output functions, and most important, the structure of the prime implicants of the problem.

As the number of input variables and the number of output functions in a problem increase, the problem space becomes larger and therefore the execution time required to solve the problem is generally increased. However, due to the nature of the branch-and-bound method, the most important factor governing the amount of execution time required to solve a problem is the structure of the prime implicants in the set of output functions in the problem. If the prime implicants are densely gathered, that is, 1-cells typically are members of many prime implicants, then a large number of ()-variables in the intermediate solution may remain at the end of Phase 1 of the algorithm and there are many seemingly good alternative ways of removing them. In order to find an optimum realization, the algorithm must then do many forward branching and backtracking steps which consume much execution time. This fact can be observed from results of test problems 3, 4, and 5. Therefore, if the test problem has a large number of ()-variables at the end of Phase 1 of the algorithm, the execution time that the

program takes to solve the problem tends to be large.

However, if there is a big difference in size between two problems, the program may take less time to solve the "smaller" problem even if the number of ()-variables at the end of Phase 1 for the "smaller" problem is larger than that of the "larger" problem. For example, consider the results of the test problems 8 and 10 vs those of test problems 1 and 2.

Also note that although test problem 7 is a much "smaller" problem than test problem 2, yet the time needed to solve test problem 2 is much shorter than that needed to solve test problem 7. This is because the prime implicants of problem 2 are scattered and there is very little sharing of terms between output functions. Therefore the last step of Phase 1 is able to cut the number of ()-variables in LISTA from 81 down to 5. So very little branching and backtracking needs to be done to solve the problem. On the other hand, the prime implicants of test problem 7 is densely gathered. There is a lot of sharing of 1-cells between the output functions. This results in a lot of branching and backtracking in Phase 2. Therefore when the program "MINI" was used to solve test problem 7, it ran for 20 minutes and still did not halt and had to be stopped. This illustrates that the structure of the prime implicants of a problem is a dominating factor on the performance of the algorithm.

Another important fact is that if the initial input specification of a test problem is very good, i.e. near optimum, and the prime implicants of the problem are densely gathered, as in the case of test problem 5, the program may run for an extremely long time and still not be able to find any better solution than the original input. This is because the input may already be an optimum realization. Yet, the program would still have to try branching on all those intermediate solutions with a fewer number of gates than the initial expression while searching for an optimum solution, or verify that the input is an optimum solution. This procedure results in a large amount of execution time especially when the number of ()-variables at the end of Phase 1 for the problem is large. This property is illustrated by the results of test problem 5.

Finally, the entry under the heading : "Depth of Tree of Solution" may require further explanation. The entry in this column for each test problem indicates that if starting from the intermediate solution LISTA, obtained from Phase 1, all branchings (either deleting parentheses from ()-variables or deleting ()-variables) have been selected correctly, the solution can be reached from the initial LISTA in exactly the recorded number of branchings.

## 6. Conclusions

The algorithm discussed above is an entirely new approach to solving the problem of minimizing two level AND-OR multi-output switching function realizations.

The efficiency of the algorithm is highly problem dependent. The algorithm works particularly well for problems with scattered prime implicants. Thus it is hard to derive any specific correlation between the execution time needed to solve a problem and the size of the problem.

### 6.1 Use of the algorithm

An attractive point about this algorithm is that after a brief execution time it can find a reasonably tight lower bound on the number of gates required to realize a given set of output functions. Therefore, whenever a satisfactory solution (not necessarily optimum) is found with a number of gates close to the lower bound, the program may be stopped if optimality is not the main objective of using this algorithm. In particular, if the objective of using this algorithm is to minimize the number of PLAs required to realize a given set of output functions, the following criterion can be used to stop the program.

Criterion for stopping the program :

Let the number of AND gates available per PLA be P.

Let the lower bound found at the end of Phase 1 of the algorithm be LBOUND.

Let the number of gates in a feasible solution found by the algorithm be N.

If  $\left\lceil \frac{\text{LBOUND}}{P} \right\rceil = \left\lceil \frac{N}{P} \right\rceil$  then STOP PROGRAM  
else CONTINUE.

## 6.2 Possible improvements of the algorithm

It is unfortunate that there have not been many programs written for minimizing multi-output functions. Therefore not enough data can be obtained to measure the relative performance of the program "MINI". However, improvement in execution time can definitely be obtained if the program is coded in assembly language and run on some large computer.

Further improvement of the algorithm may be made if some better heuristics can be found to be added in the SCMPT or better and quicker methods to solve the "covering" problem are found.

In the present version, the program scans lexicographically in each intermediate solution and selects the first ()-variable found and branching is done with respect to this selected variable. Thus loading of variables will tend to be higher for variables that are lexicographically near the end. Also for other reasons, some good heuristics for ()-variable selection should be added.

Also in the optimum solutions found, 1-cells of an output function may be covered by more than one product term. A small cover problem could be solved to get a minimum set of '7' terms for each function to reduce redundancy.

Finally, the algorithm was designed with the prime objective of minimizing totally specified multi-output switching functions. However, modifications can be made such that the algorithm may be used to solve problems with "DON'T CARES" in inputs. This modification would treat "DON'T CARES" as 1-cells except that "DON'T CARE" minterms are never treated as uncovered cells and would never be selected as the nucleus of any LISTA term in Phase 1 of the algorithm. Then the problem can be solved in the usual manner.

APPENDICES

Appendix A

Listing of the program "MINI"



```

2120 BEGIN "INIT";
2121 COMMENT PHASE1 TO PRODUCE A LIST OF DISTINCT PRODUCT TERMS
2122 SUCH THAT THE ORDER IS IN DECREASING NUMBER
2123 OF LITERALS ;
2124
2125 INTEGER NV, NF, NPT, NPTX;
2126 COMMENT NV = NUMBER OF VARIABLES
2127 NF = NUMBER OF FUNCTIONS
2128 NPT = NUMBER OF PRODUCT TERMS ;
2129
2130 STRING ARRAY IPT(1:250);
2131 COMMENT FIRST NF CHARACTERS REPRESENT WHICH FUNCTION DOES
2132 THE PRODUCT TERM BELONG, THE FOLLOWING NV CHARACTERS REPRESENT
2133 THE PRODUCT TERM ;
2134 COMMENT DEFINITION OF THE SYMBOLS USED:
2135 1 = X
2136 2 = Y
2137 3 = LITERAL ABSENT
2138 4 = LITERAL PRESENT
2139 5 = 1
2140 6 = 11
2141 7 = (x) ;
2142
2143 COMMENT START OF PROGRAM ***** ;
2144 INTEGER CHAN, LINE, NCHAR, EOP, COUNT1 ; COMMENT 1/2 ;
2145 STRING ARRAY TMS ;
2146 INTEGER AUF, TMS ;
2147 STRING ARRAY NMLT(1:1250);
2148 INTEGER FLAG, FLAG1, FLAG2, EXIST1 ;
2149 BOOLEAN FLAG, FLAG1, FLAG2, EXIST1 ;
2150 INTEGER PTR, PTRS, L1, J, LBUND ;
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000

```

```

8182      BEGIN IF (NUMLIST(J) LEQ NUMLIST(J+1)) THEN
8183      BEGIN INPT(J) SWAP INPT(J+1)
8184      NUMLIST(J) SWAP NUMLIST(J+1)
8185      END
8186      J:=J+1
8187      END
8188      END SUBROUTINE*
8189
8190      INTEGER NPA,NBIN,UNION,UPTR2,COUNT,K,COUNT2
8191      STRING ARRAY P(1:1250),INTER(1:250),UTERM(1:250), 1376(1:1250)
8192      STRING BU1,BU2,STEM,STEM1,NEGAT,TEMPX,BUFFER,BUF3
8193      LOGICAL COVER
8194      COMMENT ***MEANINGS OF VARIABLES***
8195      P(1) = ARRAY OF INPUT LIST
8196      INTER = ARRAY OF PRODUCT TERMS REPRESENTING INTERSECTIONS
8197      UTERM = ARRAY OF INTERSECTIONS AFTER FACTORING OUT THE P.T.
8198      NUN = # OF NON-EMPTY P.T. THAT REPRESENT INTERSECTIONS
8199      UNION = # OF TERMS TO UNION TOGETHER
8200      NBIN = # OF NON-EMPTY INTERSECTIONS WITH LISTB
8201      COUNT = # OF GATES IN LIST B
8202      INTER ARRAY PTR2(1:114),PTR3(1:114),PTR4(1:118)
8203      INTEGER COUNT,NUMB,VANS,MMS
8204      REALG ARRAY ANS(1:1250)
8205      INTER STAGE,NM,N2,N3,N4,UPBOUND
8206      INTER ARRAY CATCO(1:1250)
8207      LOGICAL ALONG,BCKTA,AN8000,PEONEG
8208      STRING ARRAY STAGE(1:1130,1:1330)
8209      LABEL TRYTAG,FINANSI
8210
8211      FORWARD PROCEDURE TAUTOLOGY
8212      FORWARD PROCEDURE INTERB
8213      FORWARD PROCEDURE INTERF
8214      FORWARD PROCEDURE UNIONF
8215      FORWARD PROCEDURE CHOKI
8216      FORWARD PROCEDURE PAREN
8217      FORWARD PROCEDURE UPTR2
8218
8219      PROCEDURE INLIST
8220      COMMENT ***** TO DETERMINE IF THE P.T. IS COVERED *****
8221      BEGIN INLIST
8222      K=1
8223      COUNT=1
8224      LISTB(1)=PH1(1)
8225      CHOKI
8226      BTERM=LISTB(1)
8227      PAREN
8228      LISTB(1)=STEM
8229      UPTR2
8230      FOR K=2 STEP 1 UNTIL NPT DO
8231      BEGIN TESTPH1(K)
8232      INTERB
8233      IF (NOT COVER) THEN BEGIN COUNT=COUNT+1
8234      LISTB(COUNT)=NEGAT
8235      END
8236      END

```

```

17128      CHOI
17129      STEP:=LISTB(COUNT)
17130      PAREN:=
17131      LISTB(COUNT)-TERM
17132      UPTR2:=
17133
17134      FOR K=1 STEP 1 UNTIL COUNT DO
17135        BEGIN
17136          MULT1(K):=
17137          LISTB(K)
17138          FOR J=1 STEP 1 UNTIL L DO
17139            IF (SUP(J) FOR I = "2") OR (SUP(J) FOR I = "1")
17140              THEN MULT1(K):=MULT1(K)+1
17141          END
17142          FOR I=1 STEP 1 UNTIL COUNT-1 DO
17143            BEGIN
17144              WHILE (J LEQ COUNT-1) DO
17145                BEGIN IF (MULT1(J) LEQ MULT1(J+1)) THEN
17146                  BEGIN LISTB(J) SWAP LISTB(J+1)
17147                  MULT1(J) SWAP MULT1(J+1)
17148                END
17149              J:=J+1
17150            END
17151          END
17152        END
17153      END "MULT1"
17154
17155      PROCEDURE CHOI
17156      COMMENT ***** TO DETERMINE IF X OR X' SHOULD BE TAKEN *****
17157      BEGIN
17158        IF (MULT1(1) LEQ MULT1(2)) THEN
17159          BEGIN LISTB(1) SWAP LISTB(2)
17160          MULT1(1) SWAP MULT1(2)
17161        END
17162        FOR I=1 STEP 1 UNTIL L DO
17163          BEGIN IF (SUP(I) FOR I = "2") THEN
17164            BEGIN MULT1(SUP(I) FOR I=1:2):=SUP(I) FOR I=1:2
17165            IF (SUP(I) FOR I = "1") THEN
17166              BEGIN MULT1(SUP(I) FOR I=1:2):=SUP(I) FOR I=1:2
17167              IF (NOT COVER) THEN
17168                IF (LISTB(COUNT)-LISTB(COUNT)+1) FOR I=1:2
17169                  THEN LISTB(COUNT)+1 FOR I=1:2
17170                ELSE LISTB(COUNT)-LISTB(COUNT)+1 FOR I=1:2
17171                THEN LISTB(COUNT)+1 FOR I=1:2
17172              END
17173            END
17174          END
17175        END
17176      END "CHOI"
17177
17178      PROCEDURE PAREN
17179      COMMENT ***** TO DETERMINE WHICH VARIABLE CAN BE PARENTHESIZED *****
17180      BEGIN
17181        IF (MULT1(1) LEQ MULT1(2)) THEN
17182          BEGIN LISTB(1) SWAP LISTB(2)
17183          MULT1(1) SWAP MULT1(2)
17184        END
17185        FOR I=1 STEP 1 UNTIL L DO
17186          BEGIN IF (SUP(I) FOR I = "2") THEN
17187            BEGIN MULT1(SUP(I) FOR I=1:2):=SUP(I) FOR I=1:2
17188            IF (SUP(I) FOR I = "1") THEN
17189              BEGIN MULT1(SUP(I) FOR I=1:2):=SUP(I) FOR I=1:2
17190              IF (NOT COVER) THEN
17191                IF (LISTB(COUNT)-LISTB(COUNT)+1) FOR I=1:2
17192                  THEN LISTB(COUNT)+1 FOR I=1:2
17193                ELSE LISTB(COUNT)-LISTB(COUNT)+1 FOR I=1:2
17194                THEN LISTB(COUNT)+1 FOR I=1:2
17195              END
17196            END
17197          END
17198        END
17199      END "PAREN"

```



```

24120 TEMPX(TEMP)
24121 NFIN(1)
24122 FOR J1 STEP 1 UNTIL COUNT DO
24123   BEGIN TEMP(TEMPX)
24124   FOR J1 STEP 1 UNTIL NF DO
24125     IF (TEMP(J1) FOR I1 = "1") AND (LISTB(J1) FOR I1 NEG "0") THEN
24126       BEGIN FLAG=TRUE
24127       FOR J2 NF+1 STEP 1 UNTIL L DO
24128         BEGIN IF (LISTB(J1) FOR I1 = TEMP(J2) FOR I1)
24129           OR (LISTB(J1) FOR I1 = "0")
24130           OR (LISTB(J1) FOR I1 = "2")
24131           OR (LISTB(J1) FOR I1 = "3") THEN CONTINUE
24132         ELSE IF (TEMP(J2) FOR I1 = "0")
24133           THEN TEMP(TEMPX) FOR J2=1 LISTB(J1) FOR I1
24134           STEP(J2+1 FOR L=J2)
24135         ELSE BEGIN FLAG=FALSE
24136           J2=L+1
24137         END
24138       END I
24139       IF FLAG THEN BEGIN NFIN=NFIN+1
24140         INTERB(TEMP)
24141       END I
24142     END I
24143   UNION NFIN
24144   END "INTERB"
24145 END I

24146 PROCEDURE UNION
24147 COMMENT "FIND A LIST OF PRODUCT TERMS TO BE UNION TOGETHER ***"
24148 BEGIN "UNION"
24149 LABEL LOOP1
24150 INTEGER M1,M2,J1
24151 IF (UNION = 0) THEN BEGIN COVER=FALSE
24152   NEGAT(TEMP)
24153   GO TO LOOP1
24154 END I
24155 NPTR2(1)
24156 FOR M1 STEP 1 UNTIL L DO
24157   BEGIN IF (TEMP(M1) FOR I1 NEG "0" AND TEMPX(M1) FOR I1 NEG "1") THEN
24158     BEGIN NPTR2=NPTR2+1
24159     PTR2(NPTR2)=M1
24160   END I
24161 END I
24162 IF (NPTR2 NEG 0) THEN
24163   BEGIN FOR M2 STEP 1 UNTIL UNION DO
24164     BEGIN FOR M2 STEP 1 UNTIL NPTR2 DO
24165       BEGIN J1 STEP 1 UNTIL NPTR2 DO
24166         BEGIN J2 PTR2(M1)
24167         UTEM(M2)=ITEM(M2)+ITEM(M1) FOR I1
24168       END I
24169     END I
24170   END I
24171 END "UNION"
24172 END TAUTOLOGY
24173 ELSE COVER=TRUE
24174 LOOP1 FOR M2 STEP 1 UNTIL UNION DO
24175   UTEM(M2)=0
24176 END "UNION"
24177 END I

```

```

36120 PROCEDURE TAUTOLOGY;
36122 COMMENT *** DECIDE IF A LIST OF PRODUCT TERMS HAVE A SUM OF LOGICAL 1 ***;
36124 BEGIN "TAUTOLOGY";
36126 INTEGER LASTP, I, J, M;
36128 STRING TESTC1;
36130 BOOLEAN F1;
36132 TESTC1:="";
36134 F1:=FALSE;
36136 FOR J:=1 STEP 1 UNTIL NPTR2 DO
36138   TESTC1:=TESTC1*J;
36140   I:=1;
36142   BEGIN LABEL LOOP2, LOOP3;
36144   LOOP2: J:=1;
36146   LOOP3: IF (TESTC1(I) FOR I) = "*" THEN
36148     OR (TESTC1(I) FOR I) = "2"
36150     OR (TESTC1(I) FOR I) = "3"
36152     OR (TESTC1(I) FOR I) = "4" THEN
36154     BEGIN COVER:=TRUE;
36156     IF J=1 THEN
36158       IF (J:=LEQ NPTR2) THEN GO TO LOOP3;
36160     ELSE BEGIN COVER:=FALSE;
36162       I:=I+1;
36164       IF (I=LEQ NUNION) THEN GO TO LOOP2;
36166       ELSE IF (LASTP=NPTR2) THEN
36168         BEGIN LASTP:=LASTP+1;
36170         TESTC1:=TESTC1 FOR LASTP-1;
36172         TESTC1:=TESTC1 FOR LASTP-1;
36174         I:=1;
36176         GO TO LOOP2;
36178       END;
36180     END;
36182   IF COVER THEN
36184     BEGIN IF (TESTC1(LASTP FOR I) NEO "1") THEN
36186       BEGIN TESTC1:=TESTC1 FOR LASTP-1;
36188       TESTC1:=TESTC1 FOR LASTP-1;
36190       I:=1;
36192       GO TO LOOP2;
36194     END
36196     ELSE WHILE F1 DO BEGIN IF (LASTP = 1) THEN F1:=FALSE;
36198       TESTC1:=TESTC1 FOR LASTP-1;
36200       TESTC1:=TESTC1 FOR LASTP-1;
36202       LASTP:=LASTP-1;
36204       IF (TESTC1(LASTP FOR I) = "2") THEN
36206         BEGIN TESTC1:=TESTC1 FOR LASTP-1;
36208         TESTC1:=TESTC1 FOR LASTP-1;
36210         I:=1;
36212         GO TO LOOP2;
36214       END;
36216     END;
36218   END;
36220   BEGIN FOR I:=1 STEP 1 UNTIL NPTR2 DO
36222     BEGIN M:=PTR2(I);
36224     TEMPX:=TEMPX FOR M-1;
36226     TEMPX:=TEMPX FOR M-1;
36228     END;
36230   END;
36232   NEWCAT_TEMPX;
36234   END;
36236 END "TAUTOLOGY";
36238
36240
36242
36244
36246
36248
36250
36252
36254
36256
36258
36260
36262
36264
36266
36268
36270
36272
36274
36276
36278
36280
36282
36284
36286
36288
36290
36292
36294
36296
36298
36300
36302
36304
36306
36308
36310
36312
36314
36316
36318
36320
36322
36324
36326
36328
36330
36332
36334
36336
36338
36340
36342
36344
36346
36348
36350
36352
36354
36356
36358
36360
36362
36364
36366
36368
36370
36372
36374
36376
36378
36380
36382
36384
36386
36388
36390
36392
36394
36396
36398
36400
36402
36404
36406
36408
36410
36412
36414
36416
36418
36420
36422
36424
36426
36428
36430
36432
36434
36436
36438
36440
36442
36444
36446
36448
36450
36452
36454
36456
36458
36460
36462
36464
36466
36468
36470
36472
36474
36476
36478
36480
36482
36484
36486
36488
36490
36492
36494
36496
36498
36500
36502
36504
36506
36508
36510
36512
36514
36516
36518
36520
36522
36524
36526
36528
36530
36532
36534
36536
36538
36540
36542
36544
36546
36548
36550
36552
36554
36556
36558
36560
36562
36564
36566
36568
36570
36572
36574
36576
36578
36580
36582
36584
36586
36588
36590
36592
36594
36596
36598
36600
36602
36604
36606
36608
36610
36612
36614
36616
36618
36620
36622
36624
36626
36628
36630
36632
36634
36636
36638
36640
36642
36644
36646
36648
36650
36652
36654
36656
36658
36660
36662
36664
36666
36668
36670
36672
36674
36676
36678
36680
36682
36684
36686
36688
36690
36692
36694
36696
36698
36700
36702
36704
36706
36708
36710
36712
36714
36716
36718
36720
36722
36724
36726
36728
36730
36732
36734
36736
36738
36740
36742
36744
36746
36748
36750
36752
36754
36756
36758
36760
36762
36764
36766
36768
36770
36772
36774
36776
36778
36780
36782
36784
36786
36788
36790
36792
36794
36796
36798
36800
36802
36804
36806
36808
36810
36812
36814
36816
36818
36820
36822
36824
36826
36828
36830
36832
36834
36836
36838
36840
36842
36844
36846
36848
36850
36852
36854
36856
36858
36860
36862
36864
36866
36868
36870
36872
36874
36876
36878
36880
36882
36884
36886
36888
36890
36892
36894
36896
36898
36900
36902
36904
36906
36908
36910
36912
36914
36916
36918
36920
36922
36924
36926
36928
36930
36932
36934
36936
36938
36940
36942
36944
36946
36948
36950
36952
36954
36956
36958
36960
36962
36964
36966
36968
36970
36972
36974
36976
36978
36980
36982
36984
36986
36988
36990
36992
36994
36996
36998
37000

```





```

43120 BEGIN "REDUN"
43122 INTEGER I,J,K
43124 REDNF:=FALSE
43126 *CR: COUNT STEP=1 UNTIL 1 DO
43128 BEGIN
43130   BUFFER[LISTB(I)]
43132   LISTB(I):=" "
43134   FOR J=1 STEP 1 UNTIL NPT DO
43136     FOR K=1 STEP 1 UNTIL NPT DO
43138       IF (BUFFER[J] FOR 1) NEG "B") AND (PHI(K)[J] FOR 1) "1") THEN
43140         BEGIN TEMP:=PHI(K)
43142         INTERM
43144         UNION
43146         IF (NOT COVER) THEN BEGIN K:=NPT+1
43148           LISTB(I):=BUFFER
43150         END
43152       J:=J+1
43154     END
43156   IF (COVER) THEN BEGIN FOR J=1 STEP 1 UNTIL COUNT=1 DO
43158     LISTB(J):=LISTB(J+1)
43160     COUNT:=COUNT-1
43162     REDNF:=TRUE
43164   END
43166 END "REDUN"
43168
43170 COMMENT ***** PROGRAM STATEMENTS FOR PHASE1 BEGIN *****
43172 COMMENT SET 1/2
43174 LINE 1
43176 SETB(LINE,"15","12","13")
43178 COUNT:=1
43180 *CR: COUNT STEP=1 UNTIL 1 DO
43182 BEGIN
43184   *CR: COUNT STEP=1 UNTIL 1 DO
43186     *CR: COUNT STEP=1 UNTIL 1 DO
43188       *CR: COUNT STEP=1 UNTIL 1 DO
43190         *CR: COUNT STEP=1 UNTIL 1 DO
43192         *CR: COUNT STEP=1 UNTIL 1 DO
43194         *CR: COUNT STEP=1 UNTIL 1 DO
43196         *CR: COUNT STEP=1 UNTIL 1 DO
43198         *CR: COUNT STEP=1 UNTIL 1 DO
43200         *CR: COUNT STEP=1 UNTIL 1 DO
43202         *CR: COUNT STEP=1 UNTIL 1 DO
43204         *CR: COUNT STEP=1 UNTIL 1 DO
43206         *CR: COUNT STEP=1 UNTIL 1 DO
43208         *CR: COUNT STEP=1 UNTIL 1 DO
43210         *CR: COUNT STEP=1 UNTIL 1 DO
43212         *CR: COUNT STEP=1 UNTIL 1 DO
43214         *CR: COUNT STEP=1 UNTIL 1 DO
43216         *CR: COUNT STEP=1 UNTIL 1 DO
43218         *CR: COUNT STEP=1 UNTIL 1 DO
43220         *CR: COUNT STEP=1 UNTIL 1 DO
43222         *CR: COUNT STEP=1 UNTIL 1 DO
43224         *CR: COUNT STEP=1 UNTIL 1 DO
43226         *CR: COUNT STEP=1 UNTIL 1 DO
43228         *CR: COUNT STEP=1 UNTIL 1 DO
43230         *CR: COUNT STEP=1 UNTIL 1 DO
43232         *CR: COUNT STEP=1 UNTIL 1 DO
43234         *CR: COUNT STEP=1 UNTIL 1 DO
43236         *CR: COUNT STEP=1 UNTIL 1 DO
43238         *CR: COUNT STEP=1 UNTIL 1 DO
43240         *CR: COUNT STEP=1 UNTIL 1 DO
43242         *CR: COUNT STEP=1 UNTIL 1 DO
43244         *CR: COUNT STEP=1 UNTIL 1 DO
43246         *CR: COUNT STEP=1 UNTIL 1 DO
43248         *CR: COUNT STEP=1 UNTIL 1 DO
43250         *CR: COUNT STEP=1 UNTIL 1 DO
43252         *CR: COUNT STEP=1 UNTIL 1 DO
43254         *CR: COUNT STEP=1 UNTIL 1 DO
43256         *CR: COUNT STEP=1 UNTIL 1 DO
43258         *CR: COUNT STEP=1 UNTIL 1 DO
43260         *CR: COUNT STEP=1 UNTIL 1 DO
43262         *CR: COUNT STEP=1 UNTIL 1 DO
43264         *CR: COUNT STEP=1 UNTIL 1 DO
43266         *CR: COUNT STEP=1 UNTIL 1 DO
43268         *CR: COUNT STEP=1 UNTIL 1 DO
43270         *CR: COUNT STEP=1 UNTIL 1 DO
43272         *CR: COUNT STEP=1 UNTIL 1 DO
43274         *CR: COUNT STEP=1 UNTIL 1 DO
43276         *CR: COUNT STEP=1 UNTIL 1 DO
43278         *CR: COUNT STEP=1 UNTIL 1 DO
43280         *CR: COUNT STEP=1 UNTIL 1 DO
43282         *CR: COUNT STEP=1 UNTIL 1 DO
43284         *CR: COUNT STEP=1 UNTIL 1 DO
43286         *CR: COUNT STEP=1 UNTIL 1 DO
43288         *CR: COUNT STEP=1 UNTIL 1 DO
43290         *CR: COUNT STEP=1 UNTIL 1 DO
43292         *CR: COUNT STEP=1 UNTIL 1 DO
43294         *CR: COUNT STEP=1 UNTIL 1 DO
43296         *CR: COUNT STEP=1 UNTIL 1 DO
43298         *CR: COUNT STEP=1 UNTIL 1 DO
43300         *CR: COUNT STEP=1 UNTIL 1 DO

```





```

6100      ELSE ALONE.TRUE)
6101      END)
6102      IF (ALONE) THEN GO TO FINISH)
6103      GATCON(STAGE+1).GATCON(STAGE)
6104      BUFFER.CVS(STAGE)
6105      OUT (CHNZ,STACK,"BUFFERS" IS1:2,158,12)
6106      OUT (STACK,"BUFFERS" IS1:2,158,12)
6107      J,2)
6108      MVS.GATCON(STAGE)
6109      WHILE (J.LEG.MVS) DO
6110      BEGIN FOR K,1 STEP 1 UNTIL 18 DO
6111      BEGIN J,J+1)
6112      IF (J.LEG.MVS) THEN OUT (CHNZ,STACK(STAGE,J),K)
6113      ELSE K,1)
6114      END)
6115      OUT (CHNZ,158,12)
6116      END)
6117      STAGE.STAGE+1)
6118      CONT.GATCON(STAGE)
6119      FOR I,1 STEP 1 UNTIL COUNT DO
6120      LISTB(1).STACK(STAGE,I)
6121      6122
6122      COMMENT *** CHECK FOR THE CORRECTNESS OF THE (I)-VARIABLES OF THE
6123      TRANSFORMED TERM ***
6124      FOR I,NF,1 STEP 1 UNTIL L DO
6125      BEGIN TEMP.LISTB(N)
6126      IF (TEMP(1) FOR I) = "2") OR (TEMP(1) FOR I) = "3")
6127      THEN BEGIN
6128      TEMP.TEMP(1) FOR I-1:1:TEMP(I+1) FOR L-1)
6129      FOR J,NF+1 STEP 1 UNTIL L DO
6130      IF (J.NE.1) AND (TEMP(J) FOR I) = "2")
6131      THEN TEMP.TEMP(1) FOR J-1:1:TEMP(J+1) FOR L-J)
6132      ELSE IF (J.NE.1) AND (TEMP(J) FOR I) = "3")
6133      THEN TEMP.TEMP(1) FOR J-1:1:TEMP(J+1) FOR L-J)
6134      INTER)
6135      UNION)
6136      IF (NOT COVER) THEN
6137      BEGIN IF (LISTB(N) I FOR I-1:1:2)
6138      THEN LISTB(N).LISTB(N) I FOR I-1:1:2)LISTB(N) I I-1 FOR L-1)
6139      ELSE IF (LISTB(N) I FOR I) = "3")
6140      THEN LISTB(N).LISTB(N) I I FOR I-1:1:1)LISTB(N) I I-1 FOR L-1)
6141      END)
6142      END)
6143      6144
6144      COMMENT *** UPDATE THE TABLE OF USEFULNESS FOR THE TRANSFORMED TERM ***
6145      BUF3.LISTB(N)
6146      FOR I,1 STEP 1 UNTIL NF DO
6147      IF (LISTB(N) I FOR I) NEQ "1")
6148      THEN LISTB(N).LISTB(N) I I FOR I-1:1:1)LISTB(N) I I-1 FOR L-1)
6149      COUNT.N)
6150      COUNT.N)
6151      UPSTAGE)
6152      COUNT.N)
6153      6154
6154      COMMENT *** IF THE TRANSFORMED TERM IS USEFUL FOR ONLY ONE OUTPUT FUNCTION
6155      THEN LET IT COVER AS MANY INTERMS AS POSSIBLE ***
6156      6157

```

```

64128 NUMB=1
64228 FOR J=1 STEP 1 UNTIL NF DO
64328 IF (LISTB(N)) FOR I=1 NEG "8") THEN NUMB=NUMB+1
64428 IF (NUMB=1) THEN
64528 BEGIN BUFFER=LISTB(N)
64628 FOR K=NF+1 STEP 1 UNTIL L DO
64728 IF (BUFFER[K] FOR I=1 "2") OR (BUFFER[K] FOR I=1 "3")
64828 THEN BUFFER=BUFFER+1 FOR K=1+1--BUFFER[K-1] FOR L=K
64928 TEMP=BUFFER
65028 INTERP
65128 UNION
65228 IF (COVER) THEN LISTB(N)=BUFFER
65328 END
65428 END "NOT BACK=TRACK"
65528
65628
65728
65828
65928
66028
66128
66228
66328
66428
66528
66628
66728
66828
66928
67028
67128
67228
67328
67428
67528
67628
67728
67828
67928
68028
68128
68228
68328
68428
68528
68628
68728
68828
68928
69028
69128
69228
69328
69428
69528
69628
69728
69828
69928
70028
70128
70228
70328
70428
70528
70628
70728
70828
70928
71028
71128
71228
71328
71428
71528
71628
71728
71828
71928
72028
72128
72228
72328
72428
72528
72628
72728
72828
72928
73028
73128
73228
73328
73428
73528
73628
73728
73828
73928
74028
74128
74228
74328
74428
74528
74628
74728
74828
74928
75028
75128
75228
75328
75428
75528
75628
75728
75828
75928
76028
76128
76228
76328
76428
76528
76628
76728
76828
76928
77028
77128
77228
77328
77428
77528
77628
77728
77828
77928
78028
78128
78228
78328
78428
78528
78628
78728
78828
78928
79028
79128
79228
79328
79428
79528
79628
79728
79828
79928
80028
80128
80228
80328
80428
80528
80628
80728
80828
80928
81028
81128
81228
81328
81428
81528
81628
81728
81828
81928
82028
82128
82228
82328
82428
82528
82628
82728
82828
82928
83028
83128
83228
83328
83428
83528
83628
83728
83828
83928
84028
84128
84228
84328
84428
84528
84628
84728
84828
84928
85028
85128
85228
85328
85428
85528
85628
85728
85828
85928
86028
86128
86228
86328
86428
86528
86628
86728
86828
86928
87028
87128
87228
87328
87428
87528
87628
87728
87828
87928
88028
88128
88228
88328
88428
88528
88628
88728
88828
88928
89028
89128
89228
89328
89428
89528
89628
89728
89828
89928
90028
90128
90228
90328
90428
90528
90628
90728
90828
90928
91028
91128
91228
91328
91428
91528
91628
91728
91828
91928
92028
92128
92228
92328
92428
92528
92628
92728
92828
92928
93028
93128
93228
93328
93428
93528
93628
93728
93828
93928
94028
94128
94228
94328
94428
94528
94628
94728
94828
94928
95028
95128
95228
95328
95428
95528
95628
95728
95828
95928
96028
96128
96228
96328
96428
96528
96628
96728
96828
96928
97028
97128
97228
97328
97428
97528
97628
97728
97828
97928
98028
98128
98228
98328
98428
98528
98628
98728
98828
98928
99028
99128
99228
99328
99428
99528
99628
99728
99828
99928
100028

```

```

72128 INTERJ
72129 UNCNJ
72130 IF (NOT COVER) THEN BEGIN COUNT_COUNT+1;
72131   LISTB(COUNT)_NEWGAT;
72132   CHOK;
72133   BTERM LISTB(COUNT);
72134   PAREN;
72135   LISTB(COUNT)_BTERM;
72136   UPTAB2;
72137 END;
72138 IF=1;
72139 END;
72140 IF (COUNT_LEQ_UPBOUND) THEN BACKT=TRUE;
72141 ELSE BEGIN BACKT=FALSE;
72142   GATC(STAGE)_COUNT;
72143   FOR I=1 STEP 1 UNTIL COUNT DO
72144     STACK(STAGE)_LISTB(I);
72145   END;
72146 END "BRANCHING";
72147 FINISH IF (ANS=00) THEN BEGIN OUT (CHAN2,"THE OPTIMAL REALIZATION IS:"*158*12);
72148   FOR I=1 STEP 1 UNTIL UPBOUND DO
72149     OUT (CHAN2,ANS(I)*158*12);
72150 ELSE BEGIN REOUT;
72151   IF (COUNT_LEQ_UPBOUND) THEN
72152     BEGIN UPBOUND_COUNT;
72153     SUPER_COUNT;
72154     OUT (CHAN2,"THE UPPER BOUND IS NOW:"*45UPPER*158*12);
72155     OUTSTR ("THE UPPER BOUND IS NOW:"*45UPPER*158*12);
72156     OUT (CHAN2,"AN IMPROVED SOLUTION IS:"*2*158*12);
72157     OUTSTR ("AN IMPROVED SOLUTION IS:"*2*158*12);
72158     FOR I=1 STEP 1 UNTIL COUNT DO
72159       BEGIN OUT (CHAN2,LISTB(I)*158*12);
72160         OUTSTR (LISTB(I)*158*12);
72161       END;
72162     END;
72163     BACKT=TRUE;
72164     ALONE=FALSE;
72165     GO TO TRIAG;
72166   END;
72167 END;
72168 CLOSE (CHAN2);
72169 END "MINI";
72170

```

Appendix B

Test problem specifications

and solutions



00100      EXAMPLE 1 : 7 SEGMENT DECODER  
 00200                    4 INPUT VARIABLES  
 00300                    7 OUTPUT VARIABLES  
 00400

00500  
 00600      THE SORTED PRODUCT TERMS ARE :

00700      00000100100  
 00800      00001000101  
 00900      00000100111  
 01000      001000001-1  
 01100      0011100001-  
 01200      10000000-00  
 01300      1011000100-  
 01400      1001000010-  
 01500      100000001-0  
 01600      0110100-000  
 01700      01011000-10  
 01800      00000010--1  
 01900      000000101--  
 02000      000001000--  
 02100      0000011-00-

02200      THE UPPER BOUND IS: 15

02300

02400

02500      THE OPTIMAL REALIZATION IS:

02600      0071770001-  
 02700      100700701-0  
 02800      7077077100-  
 02900      1770777-000  
 03000      01077000-10  
 03100      00100770-11  
 03200      70771070101  
 03300      70000170-00  
 03400      0000017-00-

00100      EXAMPLE 2 : FAST SHIFTER  
 00200                    13 input variables  
 00300                    8 output variables

00400  
 00500

THE SORTED PRODUCT TERMS ARE:

00600      0010000001101110000000  
 00700      0000000101111100000000  
 00800      000000010-1010000001000  
 00900      000000010-1001000000100  
 01000      000000010-1001000000100  
 01100      000000001-1110010000000  
 01200      000000010-0001000000001  
 01300      000000100-1101100000000  
 01400      000000100-1100010000000  
 01500      000000100-1011001000000  
 01600      000000100-1010000010000  
 01700      000000100-1001000001000  
 01800      000000001-1101001000000  
 01900      000000100-0001000000010  
 02000      000000100-0010000000001  
 02100      000011001111-100000000  
 02200      000010000-1100100000000  
 02300      000010000-1011010000000  
 02400      000010000-1010001000000  
 02500      000010000-1001000100000  
 02600      000000001-1100000010000  
 02700      000010000-0001000000100  
 02800      000010000-0010000000010  
 02900      000010000-0011000000001  
 03000      00001000111-110000000  
 03100      000100000-1011100000000  
 03200      000100000-1010010000000  
 03300      000100000-1001001000000  
 03400      000000001-1011000001000  
 03500      000100000-0001000001000  
 03600      000100000-0010000000100  
 03700      000100000-0011000000010  
 03800      000100000-0100000000001  
 03900      000000001-1010000000100  
 04000      001000000-1010100000000  
 04100      001000000-1001010000000  
 04200      000000001-1001000000010  
 04300      001000000-0001000001000  
 04400      001000000-0010000001000  
 04500      001000000-0011000000100  
 04600      001000000-0100000000010  
 04700      001000000-0101000000001  
 04800      010000000-1001100000000  
 04900      000000001-1111100000000  
 05000      010000000-0001001000000  
 05100      010000000-0010000010000  
 05200      010000000-0011000001000  
 05300      010000000-0100000000100  
 05400      010000000-0101000000010

```

05500 01000000-011000000001
05600 00000010-111010000000
05700 00000010-110101000000
05800 10000000-000101000000
05900 10000000-001000100000
06000 10000000-001100010000
06100 10000000-010000001000
06200 10000000-010100000100
06300 10000000-011000000010
06400 10000000-011100000001
06500 00000010-110000100000
06600 00000010-101100010000
06700 00000001--00000000001
06800 00000010--00000000010
06900 00000100--00000000100
07000 00001000--00000001000
07100 00010000--00000010000
07200 01110000111--10000000
07300 00100000--00000100000
07400 01000000--00001000000
07500 0100000011-1-10000000
07600 10000000--00010000000
07700 100000001---10000000
07800 THE UPPER BOUND IS: 71
07900
08000 THE OPTIMAL REALIZATION IS:
08100 00000010-110000100000
08200 00000010-101100010000
08300 00000010-101000001000
08400 00000010-100100000100
08500 00000001-111001000000
08600 00000010-000100000001
08700 777777101111-10000000
08800 00000100-110110000000
08900 00000100-110001000000
09000 00000100-101100100000
09100 00000100-101000010000
09200 00000100-100100001000
09300 00000001-110100100000
09400 00000100-000100000010
09500 00000100-001000000001
09600 00001000-110010000000
09700 00001000-101101000000
09800 00001000-101000100000
09900 00001000-100100010000
10000 00000001-110000010000
10100 00001000-000100000100

```

10200	00001000-001000000010
10300	00001000-001100000001
10400	00000001-101100001000
10500	00010000-101110000000
10600	00010000-101001000000
10700	00010000-100100100000
10800	00000001-101000000100
10900	00010000-000100001000
11000	00010000-001000000100
11100	00010000-001100000010
11200	00010000-010000000001
11300	00100000-101010000000
11400	00100000-100101000000
11500	00000001-100100000010
11600	00100000-000100010000
11700	00100000-001000001000
11800	00100000-001100000100
11900	00100000-010000000010
12000	00100000-010100000001
12100	00000001-111110000000
12200	01000000-100110000000
12300	00000010-111010000000
12400	01000000-000100100000
12500	01000000-001000010000
12600	01000000-001100001000
12700	01000000-010000000100
12800	01000000-010100000010
12900	01000000-011000000001
13000	00000010-110101000000
13100	10000000-000101000000
13200	10000000-001000100000
13300	10000000-001100010000
13400	10000000-010000001000
13500	10000000-010100000100
13600	10000000-011000000010
13700	10000000-011100000001
13800	7710000011-1-10000000
13900	01000000--000010000000
14000	10000000--000100000000
14100	00000001--000000000001
14200	00000010--000000000100
14300	00000100--000000001000
14400	00001000--000000001000
14500	77771000111--10000000
14600	00010000--000000010000
14700	00100000--000000100000
14800	100000001---10000000
14900	TOTAL OF 68 gates

00100      EXAMPLE 3 : 2 DIGIT BCD TO BINARY DECODER  
 00200                      8 INPUT VARIABLES  
 00300                      7 OUTPUT FUNCTIONS  
 00400  
 00500

00600      THE SORTED PRODUCT TERMS ARE:

00700      00001100111000-  
 00800      00000100111010-  
 00900      00011100111100-  
 01000      00000101000001-  
 01100      00000101000011-  
 01200      00000101001000-  
 01300      00111101001010-  
 01400      01000101001100-  
 01500      00000100000001-  
 01600      00001000001001-  
 01700      00000100000011-  
 01800      00011000010100-  
 01900      00001000011011-  
 02000      00000100001000-  
 02100      00011000101001-  
 02200      00011100001010-  
 02300      10001000110100-  
 02400      00001000111011-  
 02500      00100100001100-  
 02600      00001001001001-  
 02700      00010000000100-  
 02800      00000100010001-  
 02900      00000100010011-  
 03000      00111100011000-  
 03100      00010000111001-  
 03200      00000100011010-  
 03300      00010001000100-  
 03400      01001100011100-  
 03500      00100000001011-  
 03600      00000100100001-  
 03700      00100000100100-  
 03800      00000100100011-  
 03900      00000100101000-  
 04000      01000000011001-  
 04100      00011100101010-  
 04200      00000100101100-  
 04300      01000001001011-  
 04400      00000100110001-  
 04500      00000100110011-

```

04600 0001000011101--
04700 0011000100100--
04800 0000100000001--
04900 0000100001000--
05000 0001100010001--
05100 0100000001101--
05200 0111100011000--
05300 1000000011001--
05400 0000100100001--
05500 0001000000100--
05600 0001000001001--
05700 0001000010000--
05800 10100001000----
05900 01000000100----
06000 10000000111----
06100 10000001001----
06200 00100000010----
06300 01100000101----
06400 0000001-----1
06500 THE UPPER BOUND IS: 58
06600
06700
06800 THE UPPER BOUND IS NOW : 40
06900 AN IMPROVED SOLUTION IS:
07000 77000701001100-
07100 07007700011100-
07200 77000001001011-
07300 010000000110-1-
07400 0100000001101--
07500 00700700-01100-
07600 00001000-11011-
07700 7000700011-100-
07800 0770000010-100-
07900 0077000001001--
08000 00100000-01011-
08100 1000000011-01--
08200 0007100-001001-
08300 0001000-000100-
08400 000100001--001-
08500 10000000111----
08600 00100000010----
08700 07100000101----
08800 070100001-000--
08900 7010000100-0-0-
09000 0100000010-----
09100 0000010-0000-1-
09200 0000100-00-010-
09300 00001000-1--00-
09400 0000001-----1
09500 00071000-01001-
09600 000100000-0100-

```

09700	7001000011101--
09800	0701700010-010--
09900	70100001000----
10000	1000000100-----
10100	7010000100-00--
10200	00000100--00-1-
10300	0000100-00001--
10400	00177700011000-
10500	00107000-1000--
10600	00000100--10-0-
10700	70077100111100-
10800	0007010-0010-0-
10900	0701700010001--



00100      EXAMPLE 4 : 3 BIT BINARY MULTIPLIER  
 00200                    6 INPUT VARIABLES  
 00300                    6 OUTPUT FUNCTIONS  
 00400  
 00500

00600      THE SORTED PRODUCT TERMS ARE :

00700      110001111111  
 00800      000001001001  
 00900      000010001010  
 01000      000011001011  
 01100      000100001100  
 01200      000101001101  
 01300      000110001110  
 01400      000111001111  
 01500      000010010001  
 01600      000100010010  
 01700      000110010011  
 01800      001000010100  
 01900      001100010110  
 02000      001100010110  
 02100      001110010111  
 02200      000011011001  
 02300      000110011010  
 02400      001001011011  
 02500      001100011100  
 02600      001111011101  
 02700      010010011110  
 02800      010101011111  
 02900      000100100001  
 03000      001000100010  
 03100      001100100011  
 03200      010000100100  
 03300      010100100101  
 03400      011000100110  
 03500      011100100111  
 03600      000101101001  
 03700      001010101010  
 03800      001111101011  
 03900      010100101100  
 04000      011001101101  
 04100      011110101110  
 04200      100011101111  
 04300      000110110001  
 04400      001100110010  
 04500      010010110011  
 04600      011000110100  
 04700      011110110101  
 04800      100100110110  
 04900      101010110111  
 05000      000111111001  
 05100      001110111010  
 05200      010101111011  
 05300      011100111100  
 05400      100011111101  
 05500      101010111110

```

05800 THE UPPER BOUND IS NOW : 33
05900 AN IMPROVED SOLUTION IS:
06000 000001--1--1
06100 000100--1100
06200 000010-1--01
06300 000100-1-010
06400 001000-1-100
06500 001007011011
06600 010007-11111
06700 0010001--010
06800 0100001--100
06900 1000071-1111
07000 01000011-011
07100 10000011-11-
07200 1000071111-1
07300 000010-01-1-
07400 0001070-11-1
07500 000010-10--1
07600 000100-10-10
07700 0100001-010-
07800 00100010-01-
07900 01000010-1-0
08000 000010--1-10
08100 001070-101-1
08200 01000001111-
08300 0001071-10-1
08400 000100010-1-
08500 0001001-0-01
08600 017007101101
08700 07100010011-
08800 000100-011-0
08900 00100001-10-
09000 0010701-1-10
09100 0010000101--
09200 000100100--1

```

00100      EXAMPLE 5 : HOLLERITH CODE TO ASCII (NO PARITY BIT)  
 00200                    12 INPUT VARIABLES  
 00300                    7 OUTPUT FUNCTIONS  
 00400  
 00500

00600      THE SORTED PRODUCT TERMS ARE:

00700      1011111001000010010  
 00800      1111011101000000000  
 00900      1111101011000000000  
 01000      0100000000000000000  
 01100      0100001100000000110  
 01200      0100010000000000110  
 01300      0100011000001000010  
 01400      0100100010001000010  
 01500      0100101001000100010  
 01600      0100110100000000000  
 01700      0100111000000010010  
 01800      0101000100000010010  
 01900      0101001010000010010  
 02000      0101010010000100010  
 02100      0101011100000001010  
 02200      0101100001001000010  
 02300      0101101010000000000  
 02400      0101110100001000010  
 02500      0101111001100000000  
 02600      0110000001000000000  
 02700      0110001000100000000  
 02800      0110010000010000000  
 02900      0110011000001000000  
 03000      0110100000000100000  
 03100      0110101000000010000  
 03200      0110110000000001000  
 03300      0110111000000000100  
 03400      0111000000000000010  
 03500      0111001000000000001  
 03600      0111010000010000010  
 03700      0111011010000001010  
 03800      0111100100000100010  
 03900      0111101000000001010  
 04000      0111110001000001010  
 04100      0111111001000000110  
 04200      1000000000000100010  
 04300      1000001100100000000  
 04400      1000010100010000000  
 04500      1000011100001000000  
 04600      1000100100000100000  
 04700      1000101100000010000  
 04800      1000110100000001000  
 04900      1000111100000000100  
 05000      1001000100000000010  
 05100      1001001100000000001  
 05200      1001010010100000000  
 05300      1001011010010000000  
 05400      1001100010001000000

```

05500 10011010100000100000
05600 10011100100000100000
05700 10011110100000001000
05800 10100000100000000100
05900 10100010100000000010
06000 10100100100000000001
06100 10100110010100000000
06200 10101000010010000000
06300 10101010010001000000
06400 10101100010000100000
06500 10101110010000001000
06600 10110000010000000100
06700 10110010010000000010
06800 10110100010000000001
06900 10110111000100000010
07000 10111000010100000010
07100 10111010100100000010
07200 1011110010000000110
07300 THE UPPER BOUND IS: 66
07400 THE LIST OBTAINED AT THE END OF PHASE1
07500 7071770010000000110
07600 10007001000001000000
07700 10007071000000100000
07800 10007701000000010000
07900 10007771000000001000
08000 07100070001000000000
08100 10070071000000000001
08200 10070700101000000000
08300 17770771010000000000
08400 10077000100010000000
08500 10077070100001000000
08600 10077700100000100000
08700 10077770100000010000
08800 0717700100000100010
08900 07017770011000000000
09000 10700700100000000001
09100 10000000000000100010
09200 10707000010010000000
09300 10707070010001000000
09400 10000071001000000000
09500 10707770010000010000
09600 10770000010000001000
09700 17777070110000000000
09800 10770700010000000001
09900 10000771000010000000
10000 7077100001010000010
10100 7077107010010000010
10200 0701700001003000010
10300 0777017010000001030
10400 0700001100000000130
10500 1000070100010000020
10600 1007000100020000010
10700 1007077010010000020

```

10800	1070000010000000120
10900	0701770100003000010
11000	1070077001010000020
11100	1070770001000010020
11200	0700100010001000030
11300	7017077300010000010
11400	0701000100000030010
11500	0710077002001000000
11600	0710700002000100000
11700	0710707002000010000
11800	0701007010000010030
11900	0701070010000100030
12000	0700107001000100030
12100	0701077300000003010
12200	0717007022000000001
12300	0771777001000000330
12400	1070007010020000210
12500	1077007001020020010
12600	0700017200001000030
12700	0700177002000010030
12800	0710070002010000020
12900	0710770002000001020
13000	0710777022000000100
13100	0700010022000000130
13200	0700170100000222200
13300	0717000022020002010
13400	0701707012222222000
13500	0710000221022222222
13600	0100000222222222222
13700	THE LOWER BOUND IS : 62

00100      EXAMPLE 6 : FAST SHIFT/ROTATE DECODER  
 00200                    14 INPUT VARIABLES  
 00300                    7 OUTPUT FUNCTIONS  
 00400

00500

00600      THE SORTED PRODUCT TERMS ARE:

00700      0010000011101110000000  
 00800      0000001001001010000000  
 00900      0000001011111110000000  
 01000      000001000-001110000000  
 01100      000100000-111100001000  
 01200      000100000-111000000100  
 01300      000100000-110100000010  
 01400      000100000-110000000001  
 01500      000100000-010110000000  
 01600      000100000-011001000000  
 01700      000100000-011100100000  
 01800      000001000-010001000000  
 01900      000001000-010100100000  
 02000      000001000-011000010000  
 02100      000001000-011100001000  
 02200      000000100-001101000000  
 02300      000000100-010000100000  
 02400      000000100-010100010000  
 02500      000000100-011000001000  
 02600      001000000-111100010000  
 02700      001000000-111000001000  
 02800      001000000-110100000100  
 02900      001000000-110000000010  
 03000      001000000-101100000001  
 03100      001000000-011010000000  
 03200      001000000-011101000000  
 03300      000000100-011100000010  
 03400      000000010-001001000000  
 03500      000000010-001100100000  
 03600      000000010-010000010000  
 03700      000010001111-1100000000  
 03800      000010000-111100000100  
 03900      000010000-111000000010  
 04000      000010000-110100000001  
 04100      000010000-010010000000  
 04200      010000000-111100100000  
 04300      010000000-111000010000  
 04400      010000000-110100001000  
 04500      010000000-110000000100  
 04600      010000000-101100000010  
 04700      010000000-101000000001  
 04800      010000000-011110000000  
 04900      000010000-010101000000  
 05000      000010000-011000100000  
 05100      000010000-011100010000  
 05200      000000010-010100001000  
 05300      000000010-011000000100  
 05400      000000010-011100000010



```

05500 000000010-000110000000
05600 000000100-111100000001
05700 0000110011111-10000000
05800 100000000-111101000000
05900 100000000-111000100000
06000 100000000-110100010000
06100 100000000-110000001000
06200 100000000-101100000100
06300 100000000-101000000010
06400 100000000-100100000001
06500 000001000-111100000010
06600 000001000-111000000001
06700 00000010--110000100000
06800 00000010--101100010000
06900 00000010--101000001000
07000 00000010--100100000100
07100 00000001--111001000000
07200 00000010--000100000001
07300 00000100--110110000000
07400 00000100--110001000000
07500 00000100--101100100000
07600 00000100--101000010000
07700 00000100--100100001000
07800 00000001--110100100000
07900 00000100--000100000010
08000 00000100--001000000001
08100 00001000--110010000000
08200 00001000--101101000000
08300 00001000--101000100000
08400 00001000--100100010000
08500 00000001--110000010000
08600 00001000--000100000100
08700 00001000--001100000001
08800 00001000--001000000010
08900 00010000--101110000000
09000 00010000--101001000000
09100 00010000--100100100000
09200 00000001--101100001000
09300 00010000--000100001000
09400 00010000--001000000100
09500 00010000--001100000010
09600 00010000--010000000001
09700 011100001111--10000000
09800 00100000--101010000000
09900 00100000--100101000000
10000 00000001--101000000100
10100 00100000--000100010000
10200 00100000--001000001000
10300 00100000--001100000100
10400 00100000--010000000010
10500 00100000--010100000001
10600 01000000--100110000000
10700 00000001--100100000010

```



```

10800 01000000--000100100000
10900 01000000--001000010000
11000 01000000--001100001000
11100 01000000--010000000100
11200 01000000--010100000010
11300 01000000--011000000001
11400 01000000111-1-10000000
11500 00000001--111110000000
11600 10000000--000101000000
11700 10000000--001000100000
11800 10000000--001100010000
11900 10000000--010000001000
12000 10000000--010100000100
12100 10000000--011000000010
12200 10000000--011100000001
12300 00000010--111010000000
12400 00000010--110101000000
12500 01000000--000010000000
12600 10000000--000100000000
12700 00000001---00000000001
12800 00000010---00000000010
12900 00000100---00000000100
13000 00001000---00000001000
13100 00010000---00000010000
13200 00100000---00000100000
13300 1000000011---10000000
13400 THE UPPER BOUND IS: 127
13500
13600
13700 THE UPPER BOUND IS NOW: 124
13800 AN IMPROVED SOLUTION IS:
13900 0000001001001010000000
14000 000100000-110100000010
14100 000100000-010110000000
14200 000100000-011001000000
14300 000100000-011100100000
14400 000001000-011100001000
14500 000000100-001101000000
14600 000000100-010100010000
14700 000000100-011000001000
14800 000000100-011100000100
14900 000000010-001100100000
15000 000000010-010100001000
15100 000000010-011000000100
15200 000000010-011100000010
15300 001000000-111100010000
15400 001000000-111000001000
15500 001000000-110100000100
15600 001000000-101100000001
15700 001000000-011010000000
15800 001000000-011101000000
15900 000000010-000110000000
16000 000010000-111100000100
16100 000010000-111000000010

```

16200	000010000-110100000001
16300	000010000-010101000000
16400	000010000-011000100000
16500	000010000-011100010000
16600	000000010-001001000000
16700	010000000-111100100000
16800	010000000-111000010000
16900	010000000-110100001000
17000	010000000-101100000010
17100	010000000-101000000001
17200	010000000-011110000000
17300	7777771011111-10000000
17400	000000100-111100000001
17500	000001000-111100000010
17600	000001000-111000000001
17700	000001000-001110000000
17800	000001000-010100100000
17900	000001000-011000010000
18000	000100000-111100001000
18100	000100000-111000000100
18200	100000000-111101000000
18300	100000000-111000100000
18400	100000000-110100010000
18500	100000000-101100000100
18600	100000000-101000000010
18700	100000000-100100000001
18800	100000000--011100000001
18900	00000100--110110000000
19000	00000001--101100001000
19100	00000100--101100100000
19200	00000100--101000010000
19300	00000100--100100001000
19400	00000001--101000000100
19500	00000100--000100000010
19600	00000100--001000000001
19700	00000001--100100000010
19800	00001000--101101000000
19900	00001000--101000100000
20000	00001000--100100010000
20100	00000001--111001000000
20200	00001000--000100000100
20300	00001000--001100000001
20400	00001000--001000000010
20500	777710001111--10000000
20600	00010000--101110000000
20700	00010000--101001000000

20800	00010000--100100100000
20900	00000010--111010000000
21000	00010000--000100001000
21100	00010000--001000000100
21200	00010000--001100000010
21300	00000010--110101000000
21400	00100000--101010000000
21500	00100000--100101000000
21600	00000001--110100100000
21700	00100000--000100010000
21800	00100000--001000001000
21900	00100000--001100000100
22000	00000010--101100010000
22100	00100000--010100000001
22200	77100000111-1-10000000
22300	01000000--100110000000
22400	00000010--101000001000
22500	01000000--000100100000
22600	01000000--001000010000
22700	01000000--001100001000
22800	00000010--100100000100
22900	01000000--010100000010
23000	01000000--011000000001
23100	00000001--111110000000
23200	10000000--000101000000
23300	10000000--001000100000
23400	10000000--001100010000
23500	00000010--000100000001
23600	10000000--010100000100
23700	10000000--011000000010
23800	00000010--00000000010
23900	00000100--110001000000
24000	00000100--00000000100
24100	00001000--110010000000
24200	00001000--00000001000
24300	00010000--00000010000
24400	00010000--010000000001
24500	00100000--00000100000
24600	00100000--010000000010
24700	01000000--00001000000
24800	01000000--010000000100
24900	10000000--00010000000
25000	10000000--010000001000
25100	00000001--110000010000
25200	00000001--000000000001
25300	00000010--110000100000
25400	10000000111---10000000
25500	000001000--10001000000
25600	000010000--10010000000
25700	000100000--10000000001
25800	001000000--10000000010
25900	010000000--10000000100
26000	100000000--10000001000
26100	000000010--10000010000
26200	000000100--10000100000

```

00100  EXAMPLE 7 : SPECIAL COUNTER
00200          5 INPUT VARIABLES
00300          5 OUTPUT FUNCTIONS
00400
00500  THE SORTED PRODUCT TERMS ARE:
00600  1111111110
00700  0000100000
00800  0001000001
00900  0001100010
01000  0010000011
01100  0010100100
01200  0011000101
01300  0011100110
01400  0100000111
01500  1000001000
01600  1000110000
01700  0100110001
01800  0101001001
01900  1001001010
02000  1001110010
02100  0101110011
02200  0110001011
02300  1010001100
02400  1010110100
02500  0110110101
02600  0111001101
02700  1011001110
02800  1011110110
02900  0111110111
03000  1100001111
03100  1100111000
03200  1101011001
03300  1101111010
03400  1110011011
03500  1110111100
03600  1111011101
03700  THE UPPER BOUND IS: 31
03800
03900  THE UPPER BOUND IS NOW: 18
04000  AN IMPROVED SOLUTION IS:
04100  07100-1011
04200  100000111-
04300  001000-011
04400  000100--01
04500  0001710-1-
04600  01070-1-01
04700  7100711--0
04800  00010---10
04900  00001-0--0
05000  10000-1--0
05100  700071--0
05200  00100--1-0
05300  010000-111
05400  1700011-0-
05500  0700110--1
05600  00100--10-
05700  00107101--
05800  17000110--

```

```

00100  EXAMPLE 8 :  $F(W,X,Y,Z) = (W'X'Y'Z' + WXYZ)$ 
00200              4 INPUT VARIABLES
00300              1 OUTPUT FUNCTION
00400
00500  THE SORTED PRODUCT TERMS ARE:
00600  11110
00700  10001
00800  10010
00900  10011
01000  10100
01100  10101
01200  10110
01300  10111
01400  11000
01500  11001
01600  11010
01700  11011
01800  11100
01900  11101
02000  THE UPPER BOUND IS: 14
02100  THE OPTIMAL REALIZATION IS:
02200  11--0
02300  1--01
02400  1-01-
02500  101--

```

00100 EXAMPLE 9 : SPECIAL DECODER  
 00200 8 INPUT VARIABLES  
 00300 1 OUTPUT FUNCTION  
 00400  
 00500

00600 THE SORTED PRODUCT TERMS ARE:

00700 110010101  
 00800 100001000  
 00900 100001001  
 01000 100010000  
 01100 100010001  
 01200 100010010  
 01300 100010011  
 01400 100010100  
 01500 100010101  
 01600 100100100  
 01700 100100101  
 01800 100100110  
 01900 100100111  
 02000 100101000  
 02100 100101001  
 02200 100110000  
 02300 100110001  
 02400 101000000  
 02500 101000001  
 02600 101000010  
 02700 101000011  
 02800 101000100  
 02900 101000101  
 03000 101000110  
 03100 101000111  
 03200 101010110  
 03300 101010111  
 03400 101011000  
 03500 101011001  
 03600 101100000  
 03700 101100001  
 03800 101100010  
 03900 101100011  
 04000 101110010  
 04100 101110011  
 04200 101110100  
 04300 101110101  
 04400 101110110  
 04500 101110111  
 04600 101111000  
 04700 101111001  
 04800 110001000  
 04900 110001001  
 05000 110010000  
 05100 110010001  
 05200 110010010  
 05300 110010011  
 05400 110010100  
 05500 THE UPPER BOUND IS: 48

```
05600
05700
05800 THE UPPER BOUND IS NOW: 12
05900 AN IMPROVED SOLUTION IS:
06000 1011101--
06100 101-1100-
06200 1001001--
06300 1011-001-
06400 1-000100-
06500 101-1011-
06600 101-000--
06700 1-0010-0-
06800 100-0100-
06900 101000---
07000 100-1000-
07100 1-00100--
```



00100      EXAMPLE 10 : SPECIAL FUNCTION FUN  
 00200                    5 INPUT VARIABLES  
 00300                    1 OUTPUT FUNCTION

00400  
 00500  
 00600      THE SORTED PRODUCT TERMS ARE:

00700      111011  
 00800      100000  
 00900      100001  
 01000      100010  
 01100      100011  
 01200      100100  
 01300      100101  
 01400      101100  
 01500      101000  
 01600      110011  
 01700      110101  
 01800      110111  
 01900      111100  
 02000      111101  
 02100      111111  
 02200      111110

02300      THE UPPER BOUND IS: 16

02400  
 02500  
 02600

02700      THE OPTIMAL REALIZATION IS:

02800      1-0101  
 02900      10--00  
 03000      1111--  
 03100      11--11  
 03200      1000--

Appendix C

Detailed listing of output  
from "MINI" for test problem 1

TABLE 1. SECRET DECODE  
 1. INPUT VALUES  
 2. OUTPUT FUNCTIONS

2100  
 2101  
 2102  
 2103  
 2104  
 2105  
 2106  
 2107  
 2108  
 2109  
 2110  
 2111  
 2112  
 2113  
 2114  
 2115  
 2116  
 2117  
 2118  
 2119  
 2120  
 2121  
 2122  
 2123  
 2124  
 2125  
 2126  
 2127  
 2128  
 2129  
 2130  
 2131  
 2132  
 2133  
 2134  
 2135  
 2136  
 2137  
 2138  
 2139  
 2140  
 2141  
 2142  
 2143  
 2144  
 2145  
 2146  
 2147  
 2148  
 2149  
 2150  
 2151  
 2152  
 2153  
 2154  
 2155  
 2156  
 2157  
 2158  
 2159  
 2160  
 2161  
 2162  
 2163  
 2164  
 2165  
 2166  
 2167  
 2168  
 2169  
 2170  
 2171  
 2172  
 2173  
 2174  
 2175  
 2176  
 2177  
 2178  
 2179  
 2180  
 2181  
 2182  
 2183  
 2184  
 2185  
 2186  
 2187  
 2188  
 2189  
 2190  
 2191  
 2192  
 2193  
 2194  
 2195  
 2196  
 2197  
 2198  
 2199  
 2200  
 2201  
 2202  
 2203  
 2204  
 2205  
 2206  
 2207  
 2208  
 2209  
 2210  
 2211  
 2212  
 2213  
 2214  
 2215  
 2216  
 2217  
 2218  
 2219  
 2220  
 2221  
 2222  
 2223  
 2224  
 2225  
 2226  
 2227  
 2228  
 2229  
 2230  
 2231  
 2232  
 2233  
 2234  
 2235  
 2236  
 2237  
 2238  
 2239  
 2240  
 2241  
 2242  
 2243  
 2244  
 2245  
 2246  
 2247  
 2248  
 2249  
 2250  
 2251  
 2252  
 2253  
 2254  
 2255  
 2256  
 2257  
 2258  
 2259  
 2260  
 2261  
 2262  
 2263  
 2264  
 2265  
 2266  
 2267  
 2268  
 2269  
 2270  
 2271  
 2272  
 2273  
 2274  
 2275  
 2276  
 2277  
 2278  
 2279  
 2280  
 2281  
 2282  
 2283  
 2284  
 2285  
 2286  
 2287  
 2288  
 2289  
 2290  
 2291  
 2292  
 2293  
 2294  
 2295  
 2296  
 2297  
 2298  
 2299  
 2300  
 2301  
 2302  
 2303  
 2304  
 2305  
 2306  
 2307  
 2308  
 2309  
 2310  
 2311  
 2312  
 2313  
 2314  
 2315  
 2316  
 2317  
 2318  
 2319  
 2320  
 2321  
 2322  
 2323  
 2324  
 2325  
 2326  
 2327  
 2328  
 2329  
 2330  
 2331  
 2332  
 2333  
 2334  
 2335  
 2336  
 2337  
 2338  
 2339  
 2340  
 2341  
 2342  
 2343  
 2344  
 2345  
 2346  
 2347  
 2348  
 2349  
 2350  
 2351  
 2352  
 2353  
 2354  
 2355  
 2356  
 2357  
 2358  
 2359  
 2360  
 2361  
 2362  
 2363  
 2364  
 2365  
 2366  
 2367  
 2368  
 2369  
 2370  
 2371  
 2372  
 2373  
 2374  
 2375  
 2376  
 2377  
 2378  
 2379  
 2380  
 2381  
 2382  
 2383  
 2384  
 2385  
 2386  
 2387  
 2388  
 2389  
 2390  
 2391  
 2392  
 2393  
 2394  
 2395  
 2396  
 2397  
 2398  
 2399  
 2400  
 2401  
 2402  
 2403  
 2404  
 2405  
 2406  
 2407  
 2408  
 2409  
 2410  
 2411  
 2412  
 2413  
 2414  
 2415  
 2416  
 2417  
 2418  
 2419  
 2420  
 2421  
 2422  
 2423  
 2424  
 2425  
 2426  
 2427  
 2428  
 2429  
 2430  
 2431  
 2432  
 2433  
 2434  
 2435  
 2436  
 2437  
 2438  
 2439  
 2440  
 2441  
 2442  
 2443  
 2444  
 2445  
 2446  
 2447  
 2448  
 2449  
 2450  
 2451  
 2452  
 2453  
 2454  
 2455  
 2456  
 2457  
 2458  
 2459  
 2460  
 2461  
 2462  
 2463  
 2464  
 2465  
 2466  
 2467  
 2468  
 2469  
 2470  
 2471  
 2472  
 2473  
 2474  
 2475  
 2476  
 2477  
 2478  
 2479  
 2480  
 2481  
 2482  
 2483  
 2484  
 2485  
 2486  
 2487  
 2488  
 2489  
 2490  
 2491  
 2492  
 2493  
 2494  
 2495  
 2496  
 2497  
 2498  
 2499  
 2500  
 2501  
 2502  
 2503  
 2504  
 2505  
 2506  
 2507  
 2508  
 2509  
 2510  
 2511  
 2512  
 2513  
 2514  
 2515  
 2516  
 2517  
 2518  
 2519  
 2520  
 2521  
 2522  
 2523  
 2524  
 2525  
 2526  
 2527  
 2528  
 2529  
 2530  
 2531  
 2532  
 2533  
 2534  
 2535  
 2536  
 2537  
 2538  
 2539  
 2540  
 2541  
 2542  
 2543  
 2544  
 2545  
 2546  
 2547  
 2548  
 2549  
 2550  
 2551  
 2552  
 2553  
 2554  
 2555  
 2556  
 2557  
 2558  
 2559  
 2560  
 2561  
 2562  
 2563  
 2564  
 2565  
 2566  
 2567  
 2568  
 2569  
 2570  
 2571  
 2572  
 2573  
 2574  
 2575  
 2576  
 2577  
 2578  
 2579  
 2580  
 2581  
 2582  
 2583  
 2584  
 2585  
 2586  
 2587  
 2588  
 2589  
 2590  
 2591  
 2592  
 2593  
 2594  
 2595  
 2596  
 2597  
 2598  
 2599  
 2600  
 2601  
 2602  
 2603  
 2604  
 2605  
 2606  
 2607  
 2608  
 2609  
 2610  
 2611  
 2612  
 2613  
 2614  
 2615  
 2616  
 2617  
 2618  
 2619  
 2620  
 2621  
 2622  
 2623  
 2624  
 2625  
 2626  
 2627  
 2628  
 2629  
 2630  
 2631  
 2632  
 2633  
 2634  
 2635  
 2636  
 2637  
 2638  
 2639  
 2640  
 2641  
 2642  
 2643  
 2644  
 2645  
 2646  
 2647  
 2648  
 2649  
 2650  
 2651  
 2652  
 2653  
 2654  
 2655  
 2656  
 2657  
 2658  
 2659  
 2660  
 2661  
 2662  
 2663  
 2664  
 2665  
 2666  
 2667  
 2668  
 2669  
 2670  
 2671  
 2672  
 2673  
 2674  
 2675  
 2676  
 2677  
 2678  
 2679  
 2680  
 2681  
 2682  
 2683  
 2684  
 2685  
 2686  
 2687  
 2688  
 2689  
 2690  
 2691  
 2692  
 2693  
 2694  
 2695  
 2696  
 2697  
 2698  
 2699  
 2700  
 2701  
 2702  
 2703  
 2704  
 2705  
 2706  
 2707  
 2708  
 2709  
 2710  
 2711  
 2712  
 2713  
 2714  
 2715  
 2716  
 2717  
 2718  
 2719  
 2720  
 2721  
 2722  
 2723  
 2724  
 2725  
 2726  
 2727  
 2728  
 2729  
 2730  
 2731  
 2732  
 2733  
 2734  
 2735  
 2736  
 2737  
 2738  
 2739  
 2740  
 2741  
 2742  
 2743  
 2744  
 2745  
 2746  
 2747  
 2748  
 2749  
 2750  
 2751  
 2752  
 2753  
 2754  
 2755  
 2756  
 2757  
 2758  
 2759  
 2760  
 2761  
 2762  
 2763  
 2764  
 2765  
 2766  
 2767  
 2768  
 2769  
 2770  
 2771  
 2772  
 2773  
 2774  
 2775  
 2776  
 2777  
 2778  
 2779  
 2780  
 2781  
 2782  
 2783  
 2784  
 2785  
 2786  
 2787  
 2788  
 2789  
 2790  
 2791  
 2792  
 2793  
 2794  
 2795  
 2796  
 2797  
 2798  
 2799  
 2800  
 2801  
 2802  
 2803  
 2804  
 2805  
 2806  
 2807  
 2808  
 2809  
 2810  
 2811  
 2812  
 2813  
 2814  
 2815  
 2816  
 2817  
 2818  
 2819  
 2820  
 2821  
 2822  
 2823  
 2824  
 2825  
 2826  
 2827  
 2828  
 2829  
 2830  
 2831  
 2832  
 2833  
 2834  
 2835  
 2836  
 2837  
 2838  
 2839  
 2840  
 2841  
 2842  
 2843  
 2844  
 2845  
 2846  
 2847  
 2848  
 2849  
 2850  
 2851  
 2852  
 2853  
 2854  
 2855  
 2856  
 2857  
 2858  
 2859  
 2860  
 2861  
 2862  
 2863  
 2864  
 2865  
 2866  
 2867  
 2868  
 2869  
 2870  
 2871  
 2872  
 2873  
 2874  
 2875  
 2876  
 2877  
 2878  
 2879  
 2880  
 2881  
 2882  
 2883  
 2884  
 2885  
 2886  
 2887  
 2888  
 2889  
 2890  
 2891  
 2892  
 2893  
 2894  
 2895  
 2896  
 2897  
 2898  
 2899  
 2900  
 2901  
 2902  
 2903  
 2904  
 2905  
 2906  
 2907  
 2908  
 2909  
 2910  
 2911  
 2912  
 2913  
 2914  
 2915  
 2916  
 2917  
 2918  
 2919  
 2920  
 2921  
 2922  
 2923  
 2924  
 2925  
 2926  
 2927  
 2928  
 2929  
 2930  
 2931  
 2932  
 2933  
 2934  
 2935  
 2936  
 2937  
 2938  
 2939  
 2940  
 2941  
 2942  
 2943  
 2944  
 2945  
 2946  
 2947  
 2948  
 2949  
 2950  
 2951  
 2952  
 2953  
 2954  
 2955  
 2956  
 2957  
 2958  
 2959  
 2960  
 2961  
 2962  
 2963  
 2964  
 2965  
 2966  
 2967  
 2968  
 2969  
 2970  
 2971  
 2972  
 2973  
 2974  
 2975  
 2976  
 2977  
 2978  
 2979  
 2980  
 2981  
 2982  
 2983  
 2984  
 2985  
 2986  
 2987  
 2988  
 2989  
 2990  
 2991  
 2992  
 2993  
 2994  
 2995  
 2996  
 2997  
 2998  
 2999  
 3000  
 3001  
 3002  
 3003  
 3004  
 3005  
 3006  
 3007  
 3008  
 3009  
 3010  
 3011  
 3012  
 3013  
 3014  
 3015  
 3016  
 3017  
 3018  
 3019  
 3020  
 3021  
 3022  
 3023  
 3024  
 3025  
 3026  
 3027  
 3028  
 3029  
 3030  
 3031  
 3032  
 3033  
 3034  
 3035  
 3036  
 3037  
 3038  
 3039  
 3040  
 3041  
 3042  
 3043  
 3044  
 3045  
 3046  
 3047  
 3048  
 3049  
 3050  
 3051  
 3052  
 3053  
 3054  
 3055  
 3056  
 3057  
 3058  
 3059  
 3060  
 3061  
 3062  
 3063  
 3064  
 3065  
 3066  
 3067  
 3068  
 3069  
 3070  
 3071  
 3072  
 3073  
 3074  
 3075  
 3076  
 3077  
 3078  
 3079  
 3080  
 3081  
 3082  
 3083  
 3084  
 3085  
 3086  
 3087  
 3088  
 3089  
 3090  
 3091  
 3092  
 3093  
 3094  
 3095  
 3096  
 3097  
 3098  
 3099  
 3100  
 3101  
 3102  
 3103  
 3104  
 3105  
 3106  
 3107  
 3108  
 3109  
 3110  
 3111  
 3112  
 3113  
 3114  
 3115  
 3116  
 3117  
 3118  
 3119  
 3120  
 3121  
 3122  
 3123  
 3124  
 3125  
 3126  
 3127  
 3128  
 3129  
 3130  
 3131  
 3132  
 3133  
 3134  
 3135  
 3136  
 3137  
 3138  
 3139  
 3140  
 3141  
 3142  
 3143  
 3144  
 3145  
 3146  
 3147  
 3148  
 3149  
 3150  
 3151  
 3152  
 3153  
 3154  
 3155  
 3156  
 3157  
 3158  
 3159  
 3160  
 3161  
 3162  
 3163  
 3164  
 3165  
 3166  
 3167  
 3168  
 3169  
 3170  
 3171  
 3172  
 3173  
 3174  
 3175  
 3176  
 3177  
 3178  
 3179  
 3180  
 3181  
 3182  
 3183  
 3184  
 3185  
 3186  
 3187  
 3188  
 3189  
 3190  
 3191  
 3192  
 3193  
 3194  
 3195  
 3196  
 3197  
 3198  
 3199  
 3200  
 3201  
 3202  
 3203  
 3204  
 3205  
 3206  
 3207  
 3208  
 3209  
 3210  
 3211  
 3212  
 3213  
 3214  
 3215  
 3216  
 3217  
 3218  
 3219  
 3220  
 3221  
 3222  
 3223  
 3224  
 3225  
 3226  
 3227  
 3228  
 3229  
 3230  
 3231  
 3232  
 3233  
 3234  
 3235  
 3236  
 3237  
 3238  
 3239  
 3240  
 3241  
 3242  
 3243  
 3244  
 3245  
 3246  
 3247  
 3248  
 3249  
 3250  
 3251  
 3252  
 3253  
 3254  
 3255  
 3256  
 3257  
 3258  
 3259  
 3260  
 3261  
 3262  
 3263  
 3264  
 3265  
 3266  
 3267  
 3268  
 3269  
 3270  
 3271  
 3272  
 3273  
 3274  
 3275  
 3276  
 3277  
 3278  
 3279  
 3280  
 3281  
 3282  
 3283  
 3284  
 3285  
 3286  
 3287  
 3288  
 3289  
 3290  
 3291  
 3292  
 3293  
 3294  
 3295  
 3296  
 3297  
 3298  
 3299  
 3300  
 3301  
 3302  
 3303  
 3304  
 3305  
 3306  
 3307  
 3308  
 3309  
 3310  
 3311  
 3312  
 3313  
 3314  
 3315  
 3316  
 3317  
 3318  
 3319  
 3320  
 3321  
 3322  
 3323  
 3324  
 3325  
 3326  
 3327  
 3328  
 3329  
 3330  
 3331  
 3332  
 3333  
 3334  
 3335  
 3336  
 3337  
 3338  
 3339  
 3340  
 3341  
 3342  
 3343  
 3344  
 3345  
 3346  
 3347  
 3348  
 3349  
 3350  
 3351  
 3352  
 3353  
 3354  
 3355  
 3356  
 3357  
 3358  
 3359  
 3360  
 3361  
 3362  
 3363  
 3364  
 3365  
 3366  
 3367  
 3368  
 3369  
 3370  
 3371  
 3372  
 3373  
 3374  
 3375  
 3376  
 3377  
 3378  
 3379  
 3380  
 3381  
 3382  
 3383  
 3384  
 3385  
 3386  
 3387  
 3388  
 3389  
 3390  
 3391  
 3392  
 3393  
 3394  
 3395  
 3396  
 3397  
 3398  
 3399  
 3400  
 3401  
 3402  
 3403  
 3404  
 3405  
 3406  
 3407  
 3408  
 3409  
 3410  
 3411  
 3412  
 3413  
 3414  
 3415  
 3416  
 3417  
 3418  
 3419  
 3420  
 3421  
 3422  
 3423  
 3424  
 3425  
 3426  
 3427  
 3428  
 3429  
 3430  
 3431  
 3432  
 3433  
 3434  
 3435  
 3436  
 3437  
 3438  
 3439  
 3440  
 3441  
 3442  
 3443  
 3444  
 3445  
 3446  
 3447  
 3448  
 3449  
 3450  
 3451  
 3452  
 3453  
 3454  
 3455  
 3456  
 3457  
 3458  
 3459  
 3460  
 3461  
 3

AD-A043 361

ILLINOIS UNIV AT URBANA-CHAMPAIGN COORD- SCIENCE LAB  
AN ALGORITHM FOR MINIMIZING PROGRAM LOGIC ARRAY REAL--ETC(U)  
APR 77 A.G. SOONG

F/G 9/2

DAAB07-72-C-0259

UNCLASSIFIED

R-766


NI

2 OF 2  
AD  
A043361



END  
DATE  
FILMED

1- 78  
DOC



NATIONAL BUREAU OF STANDARDS  
MICROCOPY RESOLUTION TEST CHART







18120 2071770021- 1707707010 707707100- 1077707010 177077-000 0177770010 0010077031-1 10070770Y22  
 18200 BACK-TRACKING  
 18300 BACK-TRACKING  
 18400 STACK 3 131  
 18500 2071770021- 1707707010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 18600 BACK-TRACKING  
 18700 BACK-TRACKING  
 18800 STACK 2 131  
 18900 2071770021- 1707707010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 19000 STACK 3 131  
 19100 2071770021- 1707707010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 19200 BACK-TRACKING  
 19300 BACK-TRACKING  
 19400 BACK-TRACKING  
 19500 STACK 1 131  
 19600 2071770021- 1707707010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 19700 STACK 2 131  
 19800 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 19900 STACK 3 131  
 20000 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 20100 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 20200 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 20300 BACK-TRACKING  
 20400 BACK-TRACKING  
 20500 BACK-TRACKING  
 20600 STACK 2 131  
 20700 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 20800 STACK 3 131  
 20900 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 21000 BACK-TRACKING  
 21100 BACK-TRACKING  
 21200 STACK 3 131  
 21300 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 21400 BACK-TRACKING  
 21500 BACK-TRACKING  
 21600 STACK 2 131  
 21700 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 21800 STACK 3 131  
 21900 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 22000 BACK-TRACKING  
 22100 BACK-TRACKING  
 22200 STACK 2 131  
 22300 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 22400 BACK-TRACKING  
 22500 BACK-TRACKING  
 22600 STACK 1 131  
 22700 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 22800 STACK 2 131  
 22900 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 23000 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 23100 BACK-TRACKING  
 23200 BACK-TRACKING  
 23300 STACK 3 131  
 23400 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 23500 BACK-TRACKING  
 23600 BACK-TRACKING  
 23700 STACK 1 131  
 23800 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22  
 23900 STACK 2 131  
 24000 2071770021- 1007077010 707707100- 1077707010 177077-000 0177770010 0010077031 10070770Y22



## REFERENCES

1. E. J. McCluskey, Introduction to the Theory of Switching Circuits. New York : McGraw Hill Book Company, 1965.
2. E. S. Davidson, "An algorithm for NAND decomposition of combinational systems," Ph.D dissertation, Department of Electrical Engineering and Coordinated Science Laboratory, University of Illinois, 1968.
3. S. Muroga and T. Nakagawa, "Exposition of Davidson's Thesis 'An algorithm for NAND decomposition of combinational Switching systems'," Department of Computer Science, University of Illinois.
4. T. Nakagawa, "A branch-and-bound algorithm for optimal AND-OR networks (the algorithm description)," Report No. 462, Department of Computer Science, University of Illinois, June 1971.
5. H. C. Lai, S. Muroga and T. Nakagawa, "Pruning and branching methods for designing optimal networks by the branch-and-bound method," Report No. 471, Department of Computer Science, University of Illinois, 1971.
6. T. Nakagawa, "Reference manual of FORTRAN program ILLOD-(AND-OR-B) for optimal AND-OR networks," Report No. 488, Department of Computer Science, University of Illinois, December 1971.